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The subject of this thesis concerns conversion between the inter-
faces specified by CCITT recommendations X.21 and V.24. 
The evolution of p~blic data networks against the background of 
data communications using the telephone network is outlined. The 
DTE/DCE interface is identified as being of particular importance 
and is explained in terms of the ISO model for Open Systems 
interconnect.ion (OSI). 
CCITT recommendation X.21 is des.cribed in detail using the OSI 
layered approach. Finite state machine (FSM) _terminology is defined 
and the concept of an interface machine introduced. 
CCITT recommendation V.24 is described in terms of the physical 
layer of the OSI model. Only those aspects of V.24 relevant to the 
subject of this thesis are examined. 
Interface conversion between X.21 and V.24 is discussed in detail 
and the design of devices to perform the conversion described. A 
microprocessor-based translator to perform interface conversion 
between a V.24 DTE and a X.21 DCE for switched circuit use is 
designed, using the F°SM approach. A preliminary model of such a 
translator, implemented on a development system, is described. Its 
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Data transmission between data processing devices requires some form 
of communications network, unless distances between devices are trivial. 
Traditionally, the public telephone network (PTN) has been used to 
I 
this end and users have had the choice of a dial-up service, or the 
I 
use of dedicated lines. 
The telephone network, being designed specifically to enable voice 
communicatilon and not to meet the more stringent requirements of data 
I 
transmission, suffers from various inherent drawbacks. Some of these 
I 
are: circuit interruptions, impulse noise, bandwidth limitations, 
frequency shifts, amplitude distortion, envelope delay distortion and 
white noise of which the first three tend to cause problems most 
frequently. These shortcomings have resulted in most network 
administrations opting for the introduction of public data networks 
(PDNs). PDNs may be divided into three categories : dedicated lines 
only, circuit switched, or packet switched. Networks providing qedicated 
lines only are limited in flexibility and find their main application 
with heavy data traffic between users. Circuit switched networks are 
most efficient when long bursts of data traffic are common, while 
packet switched networks come into their own when traffic is sporadic 
and of lgw volume. 
As the data terminal equipment (DTE) connected to networks and the 
networks themselves belong to two different parties, and the network 











requires careful definition and specification, and has resulted in the 
birth of a host of interface specificatrons and communication protocols. 
This thesiB deals with translation between two different interface 
specificati6ns. The interfaces in question are defined by CCITT 
recommendatiors V. 24 
equipment dksigned 
I other. 
and X.21. A conversion unit is required to allow 
for use with either interface to be used with the 
CCITT reconunendation V.24 has its roots in the beginnings of data 
. . I transmission over the telephone network and has become the most commonly 
! -
used interface for data transmission internationally. The X.21 
interface is a more recent development associated with the emergence 
of public data networks such as those of the Nordic countries and Japan. 
It is intended for use on synchronous, circuit switched public data 
networks and offers numerous advantages over other interfaces previously 
used for the same application. The most significant of these is that 
it allows fast, efficient circuit switching through the same int~rface 
used for data transmission; (For the same application, V.24 requires 
the use of a separate interface for call control). X.21 is well suited 
for call establishment under DTE control, with or without human 
intervention. Further than this it allows the user access to various 
network facilities such as call progress signals, calling/called line 
identification, charge information and the establishment of closed user 
groups. 
When introducing a new interface such as X.21, which has network layer 
features, the administration concerned is faced with an immediate 













new service, because their equipment only implements the V.24 physical 
layer interface. (The concept of different layers, such as network 
and physical, is explained in section 2.2). With this difficulty 
in mind, the CCITT has published a recommendation (X.21 bis) intended 
as an interim measure during the period of transition to X.21. Recommendation 
X.21 bis encourages the use of DCE (clata circuit-terminating 
equipment) presenting the user 
with a physical layer V.24 interface, implemented so as to allow him 
some of the advantages of a public data network which he did not 
enjoy on the telephone network. The user may be allowed to bypass the 
V.24 interface by, for example, having a keypad and display on the 
DCE to realise some of the network layer features characteristic 
of X.21. ~Typical of this situation is the newly-developed Nordic Data 
Network. This network is full duplex circuit switched and supports 
the X.21 DTE/DCE interface. The Swedish manufacturers Standard Radio 
0 
and Telefon AB, produce a range of DCE for this network (1) which is 
divided into three classes. Class X supports pure X.21, while classes 
VP and VPC implement V.24 synchronous and asynchronous interfaces 
respectively. The VP and VPC equipment incorporates a keypad and display 
which allow direct user-network interaction. The VP equipment has been 
designed to conform to CCITT,recommendation X.21 bis. 
Manufacturers of data terminal equipment on the other hand tend to look 
for ways of upgrading their products so as to take best advantage of the 
power offered by the new interface. Typical of this tendency is the 
IBM reaction to the introduction of X.21 in Japan. X.21 has been found to 
be compatible with the lower layer of IBM's Systems Network Architecture (2). 
IBM have taken the approach of upgrading their product line for Japan 
to gain X.21 compatibility, allowing their equipment full ·interaction 













1.2 LITERATURE SURVEY 
In preference to isolating specific source documents at this stage, 
the literature used as source material for this ~hesis is grouped into 
two general categories. The first is that of the international 
standards produced by organisations such as the CCITT and ISO. A sound 
comprehension of the CCITT recommendations on the V.24 and X.21 DTE/ 
DCE interfaces forms a fundamental requirement for the work undertaken 
here. The ISO model for "Open Systems Interconnection" (OSI), which 
has a strong bearing on current work done in the areas of distributed 
computing and digital communications, was also studied in some depth. 
1-4 
The second category consists of literature produced as a result of the 
first. Much of it is tutorial bi nature, the authors being closely 
associated with development of the standards in question. Their 
contributions aid in grasping the0 concepts behind the standards. Examp~es 
are H.C. Folts who was instrumental in the development of X.21, and 
H. Zimmerman who chaired the ISO committee on Open Systems Interconnection. 
Many of the other authors represent PTTs and manufacturers who are 
concerned with the implementation of the standards of interest. Their 
contribution is valuable when forming an opinion as to the capabilities 
and limitations of the proposed standards. 
1. 3 OBJEC,TIVE 
The aim of this thesis is to design and construct a unit to do conversion 
between the X.21 and V.24 interfaces. This unit should be able to operate 
in the following two modes: 
a) X.21 interfacing to a DCE and V.24 interfacing to a DTE, and 
b) X.21 interfacing to a DTE and V.24 interfacing to a DCE. 
The unit should allow data transmission at the speeds of 1200 bits/sec, 
2400 bits/sec, 4800 bits/sec and 9600 bits/sec, and should give an indication 












2. COMMUNICATION ACROSS THE DTE/DCE INTERFACE 
2 • 1 BACKGROUND 
The DTE/DCE interface is traditionally defined as existing at the 
line of demarcation of responsibility between the users of data 
terminal eq~ipment (typically data processing systems composed of 
anything from simple terminals to host computers) and the administration 
providing the data circuit terminating equipment (such as modems· and 
associated equipment). This line of demarcation of responsibility is 
referred to as the interface point or interchange point, and its 
physical position is usually associated with the connector Joining 
the cable between DTE and DCE. 
Communication across the interchange point is in binary digits and. 
data may be transferred either ip serial or parallel form, although 
serial transmission is the norm. Information transmission across 
the interchange point is on interchange circuits which carry up to 
three kinds of information : data, control and timing. The timing 
and control circuits are required to transmit the information on the 
data circuits across the interface. Where timing information is not 
transmitted, corrnnunication is known as asynchronous. Synchronous 
connnunication (used for higher volume traffic) requires the transfer 
of timing information across the interface. 
The behaviour and significance of the signals transmitted on the 
interchange circuits is governed by a set of rules known as a 
communications protocol. Various protocols exist and their use 
depends on several factors, such as the equipment manufacturer, the 
application, the rate of data transfer required and the type of network 
being used. Until recently, the popular medium for data transmission 












with this in mind. Serial data is transmitted over the PTN 
in three ~ays: 
i) duplex (full duplex) or two-way simultaneous transmission; 
ii) half duplex or two-way alternate transmission; 
and 
iii) simplex or one-way only transmission 
(With an international increase in the volume of data transmitted, 
several PDNs have emerged and with them, protocols designed · 
specifically for PDNs. The tendency has been for these networks · 
to be full duplex, which is reflected in the DTE/DCE interface). 
Data transmission over the telephone network may employ three 
methods of call establishment: 
i) manual dialling, where an operator will dial the telephone 
number of his destination address (eg. a host computer) and 
switch his terminal equipment to line once the call is 
established; 
· ii) automatic dialling and answering, where the dialling function 
is performed using a separate DCE interface such as V.25 
. 
(not supported in this country) to that used by the DCE; and 
iii) the use of dedicated lines 
When dedicated lines are used, the general trend is for a private 
network to develop using the dedicated lines as trunks. With such 
/ 
a network, the routing and switching of calls becomes a function 
which is performed by terminal equipment. This results in the user 
. \. carrying an overhead which is the responsibility of network 













V.24 has evolved with data transmission over the telephone network 
and therefore satisfies related criteria. It does not attempt to 
cater for switching or routing functions, assuming the presence 
of dial-up facilities or leased lines. 
Public d~ta networks have emerged to fulfil switching and routing 
functio~s, taking this overhead away from the user and again making 
it the Jesponsibility of the network administration. Apart from 
I 
this, the administration may decide to give its network value 
added. fJatures which are not available on the telephone network. 
I 
CCITT r~commendation X.21 makes allowance for the implementation of 
the following value added network features: 
i) facility registration or cancellation; 
ii) direct calling, or "hotline" facilities; 
iii) abbreviated addressing; 
iv) multiple address calling~ 
v) called line jdentification; 
vi) calling line identification; 
vii) closed user groups; 
viii) redirection of calls; and 
ix) ·the provision of charge advice 
2.2 STANDARDISATION 
International standardisation did not play a strong role in the 
design of early communications protocols, resulting in a large number 
of protocols with many variations and inconsistancies. Some 
manufacturers' protocols emerged as de facto standards, examples 
being IBM's SDLC (synchronous data link control) and BSC (binary 
synchronous communication) protocols. With the advent of PDNs, the 
tendency has been for protocols to be developed by or under the 
auspices of international standardisation bodies such as the CCITTl 
1) International Telegraph and Telephone Consultative Committee 












Adopting such standards results in manufacturers designing equipment 
according to a widely recognised specification with great compatibility 
advantages over older protocols. 
The CCITT is an organisation composed of representatives 
of the PTT administrations of the various member countries. It forms 
a part of the International Telecommunications Union of the UNESCO. 
The CCITT publishes relevant standards in the form of recommendations 
which are th~ work of a number of study groups. Two of these groups 
are of particular interest to the subject of this thesis : study 
group XVII, which publishes the V-series recommendations for data 
transmission over the telephone network, and study group VII which 
publishes the X-series recommendations for data transmission over 
data networks. 
The ISO is an independent organisation composed of representatives 
of the standardisation bodies of the member countries and does much 
work on standardisation in the data processing world in general. The 
· CCITT and ISO co-ordinate their work to avoid duplication of effort. 
A recent ISO publication (3,4) reflects modern trends in network 












This publication, produced by subcommittee 16 of ISO technical 
committee 97 (data processing) describes a basic reference.model for 
"Open Systems Interconnection". This docum.ent defines the concept 
of layered network architectures, which is central in the ·definition 
of modern communications protocols. Some of the basic concepts 
2-5 
of the 051 reference model are described in the following paragraphs. 
The OSI reference model may be considered as a modular approach 
to computer network architecture, breaking a network or end-user 
system into seven hierarchical modules or layers. Communication 
between layers of the same system is only allowed up or down 
the hierarchy between adjacent layers. Communication between 
systems is only allowed on the basis of "peer pair" relationships: 
0 
layers in one system may only communicate with layers of equal 
hierarchical rank in other systems. 
The top of the hierarchy (level 7 : the application layer) 
is associated with a user application. Examples of the application 
layer are: " 
i) the operator of an automated banking terminal (a manual 
application process); and 
ii) a programme running in a computer centre and accessing a 
remote data base (a computerised application process). 
By way of example, if the automated banking terminal is directly 
connected to the host computer, the following sequence of events 
might take place. Th~ operator would logon to th~ host computer 












The computer could respond with the name associated with the account 
number and its balance. The operator could now enter transaction 
data, to which the computer would respond with an updated balance. 
Having completed the transaction the operator would logoff. 
A remote user of the same system would go through the same procedure 
except that he might switch his terminal on-line and off-line in 
addition to logging on and off the system. The remote user, while 
part of the application process, would be unaware of the presence of 
a network between himself and the host. The connection between his 
terminal and the host could be a dedicated line, a circuit switched 
circuit or a packet switched virtual circuit without it effecting 
the application process in any way. The terminal application layer 
would communicate with the layer imm~diately below it. This layer 
would similarly communicate with the layer immediately below it and . 
in this way a chain of communication between edjacent layers would 
be established down to the third level of.the OSI model, which is 
responsible for call establishment across a network. (It is at 
2-6 
this level that the distinction between different ways of establishing 
a connection becomes obvious). 
At the host computer side of the network, the reverse process takes 
place, where communication is upwards to the application programme, 
again via consecutive layers of the OSI hierarchy. 
The lower levels provide level 7 with the services required by the 
application. Layer 7 provides a "window" through which the application 
process communicates with other application processes, without 
being aware of the presence or function of the lower layers. Each 












Of particular interest to those involved with PDNs are the lower 
three·layers, as these provide the medium for transport of the data 
generated and received by communicating application processes and 
therefore must be provided by the PDN. The description of protocols 
for information interchange across the DTE/DCE interface covers 
areas falling into all three·of the lower layers. The following 
definitions of the network, data link and physical layers are from 
reference (3). 
LAYER 3 : THE NETWORK LAYER 
This layer provides the means to establish, maintain and terminate 
network connections between separate systems, the application 
processes of which require communication with each other. In doing 
so, it relieves higher layers of the routing and switching 
consideration associated with the establishment of a given network 
connection. It makes invisible to the higher layers how the network 
layer uses underlying resources, such as data-link connections, to 
· provide network connection. 
LAYER 2 : THE DATA LINK LAYER 
2-7 
This layer provides the functional and procedural means to establish, 
maintain and release data-link connections (built up of one or more 
physical connections) among network entities. Its objective is to 
detect and, where possible, correct errors which may occur in the 
physical layer. This layer gives the network layer the ability to 
request assembly of data circuits within the physical layer (i.e. 












LAYER 1 : THE PHYSICAL LAYER 
The physical layer provides mechanical, electrical, functional and 
procedural characteristics to activate, maintain and deactivate 
i 
physical connections for transmission of bitstreams between the 
entities bf a data link. This is the lowest level of the OSI 
hierarchyl 
The description of the physical layer in terms of the four 
characteJistics mentioned above is corrnnon practise and. -is adopted· 
I 
here. It1 is important to realise that function.al and pro~edural 
characteristics of an interface are not restr~cted to the physical 












3. X.21 DESCRIPTION 
3. 1 OVERVIEW 
CCITT reconnnendation X.21 describes an interface suitable for use on 
synchronous, circuit switched full duplex public data networks. The 
interface is described in terms of a quiescent phase and a call control 
phase. The call control phase is divided into call establishment, 
data transfer and call clearing. 
The quiescent phase, describing the interface when no data is being 
transferred and no attempt is being made at establishing or answering 
a call, falls within the physical layer of the OSI model. When both 
sides of the interface are ready, a transition may be made from the 
quiescent phase to the call control phase. This- happens either when 
the DTE indicates a call request or the DCE indicates the presence 
of an incoming call. Once a call0 has been established the data transfer 
phase is entered. 
Exit from the data transfer phase is via the call clearing phase, after 
which the interface reverts to the quiescent phase. The call control 
phase is covered by the link and network layers of the OSI model. During 
data transfer however, all link and network level functions fall away, 
leaving a full duplex physical circuit between end-users. The 
significance of this is that end-users are free to implement any higher 
level protocol they wish to during data transfer. 
In this chapter, X.21 is described in terms of the OSI model rather 
than emphasising the split between quiescent and call control phases. 
3.2 THE X.21 DOCUMENT 












i) d~scriptive text covering the physical and call control elements 
of the interfac.e; 
. : 
ii) a series of sta:te diagrams formally describing the procedural 
I 
elements of the protocol; and 
iii) a ser~es of annexes of secondary importance to understanding the 
protojol, but essential for its implementation. These annexes 
I 
coverjsuch aspects as DTE time-limits and DCE time-outs, format 




The main elements of procedure are defined in terms of the state 
diagrams~ with the text serving only as a backu~ and not as formal 
definition of the protoco 1. The text often refers to other standards 
and reconnnendations. Table 3.1 provides a cross reference listing all 
recommendations referred to by X.21, along with the context in which 












RECONME:NDATION OR CONTEXT IN WHICH REFERENCE WAS MADE 
STM"fl)ARD 
CCITT V. 3 : ALIGNMENT OF CALL CONTROL CHARACTERS; 
INTERNATIONAL ALPHABET ERROR CHECKING 
NO. 5 
CCITT X.1 : INTERNATIONAL SERVICES TO BE PROVIDED BY PUBLIC 
USER CLASSES OF SERVICE DATA NETWORKS 
IN PUBLIC DATA NETWORKS 
CCITT X.2 : INTERNATIONAL FACILITIES TO BE PROVIDED BY PUBLIC 
USER SERVICES AND FACILITIES DATA NETWORKS 
IN PUBLIC DATA NETWORKS 
CCITT X.4 : GENERAL 
STRUCTURE OF SIGNALS OF 
IA 5 CODE FOR DATA 
TRANSMISSION OVER PDNs 
CCITT X.21 BIS: USE ON 
PDHs OF DTE DESIGNED 
FOR INTERFACING TO 
SYNCHRONOUS V-SERIES 
MODEMS 
CCITT X.24 : LIST OF 
DEFINITIONS FOR INTER-
CHANGE CIRCUITS BETWEEN 
DTE AND DCE ON PDNs 
ERROR CHECKING 
INTERWORKING BETWEEN x.21 AND v.24-
TYPE DTE 
DEFINITION OF FllNCTIONAL CHARACTERIS-
TICS FOR X.21 
3-3 
CCITT X.26: ELECTRICAL 
CHARACTERISTICS FOR UN-
BALANCED DOUBLE-CURRENT 
INTERCHANGE CIRCUITS FOR 
GENERAL.USE WITH INTE~ 
GRATED CIRCUIT EQUIPMENT 
DEFINITION OF ELECTRICAL CHARACTERISTICS 
FOR X.21; FAULT CONDITIONS ON INTER-
CHANGE CIRCUITS 
CCITT X.27: ELECTRICAL 
CHARACTERISTICS FOR 
BALANCED DOUBLE-CURRENT 
INTERCHANGE CIRCUITS FOR 
GENERAL USE WITH I.C. 
EQUIPMENT 
CCITT X.29 : HYPOTHETICAL 
REFERENCE CONNECTIONS 
FOR SYNCHRONOUS PDNs 
CCITT X.96: CALL PROGRESS 
SIGNALS IN PDNs 
DEFINITION OF ELECTRICAL CHARACTERISTICS 
FOR X.21; FAULT CONDITIONS ON INTER-
CHANGE CIRCUITS 
REFERENCE CONNECTIONS FOR PDNs 
DEFINITION OF X.21 CALL PROGRESS 
SIGNALS 














CONTEXT IN WHICH REFERENCE WAS MADE 
CCITT X.121 : INTERNATIONAL INFORMATION CONTENT AND CODING OF 
NUMBERING PLAN FOR PDHs SELECTION SIGNALS 
CCITT X.150 : DTE AND DCE DEFINITION OF TEST LOOPS 
TEST LOOPS FOR PDNs 
ISO 4903 : DATA COMMUNI- DEFINITION OF MECHANICAL CHARACTE-
CATION 15-PIN DTE/DCE RISTICS FOR X.21 




TABLE 3 . 1 ( CONTilWED) 














3.3 THE PHYSICAL LAYER 
. The physical layer of this interface is defined mainly by reference 
i to other standards and recommendations. 
3.3.1 MECHANICAL CHARACTERISTICS 
The most ~asic elements of the physical layer are its mechanical 
I 
character~stics. One of the most important mechanical characteristics 
I 
for stand~rdisation is the DTE/DCE interface connector defined by 
ISO 4903 Js). Figure 1 illustrates the DCE half of this connector 
in detaili The pin assignments·,of the interface connector defined 
by ISO 4903 also form part of the mechanical characteristics, and 
are listed in Appendix D. 
A further mechanical characteristic for definition is the position 
of the interface connector, defining the line of demarcation of 
responsibility between DTE and DCE. CCITT recommendation X.24 uses 
the connector to define the physical position of the interface. X.24 
goes further to say tbat the connector need not physically be attached 
to the DCE, but may be mounted in a fixed position near the DTE. The 
female part of the connector belongs to the DCE. 
An interconnecting cable is normally provided with the DTE. 
Its length is defined ·with the electrical characteristics of the 
interchange circuits, as cable length is a factor governing the 
maximum attainable data transmission speeds across the interface. 
3.3.2 ELECTRICAL CHARACTERISTICS 
The electrical characteristics of the interface are specified by 
reference to CCITT recommendations,X.26 and X.27, which describe 












These recommendations differ in that X.27 specifies a balanced inter-
change circuit allowing higher transmission speeds than X.26 where 
the interchange circuits are unbalanced. The two recommendations are 
compatible and may interwork when transmission speeds inside the 
X.26 range are adhered to. These speeds are specified in CCITT 
recommendation X.l, and are listed in Table 3.2 below. 
' 
USER CLASS DATA SIGNALLING RATE ADDRESS SELECTION 
OF SERVICE AND CALL PROGRESS 
.. SIGNALS 
0 
3 600 bits/sec 600 bits/sec, IA5·i-
4 2400 bits/sec 2400 bits/sec, IAS 
' 
5 4800 bits/sec 4800 bits/sec, IAS 
6 9600 bits/sec 9600 bits/sec, IA5 
7 48000 bits/sec 48000 bits/sec, IAS 
0 














Both recommendations describe the interface in terms of generators, 
interconnecting cable and receivers. Both describe the same 
:balanced (differential) receiver, but X.26 has an unbalanced generator 
as oppose~ to the balance.cl generator of X. 27. X. 27 uses a signal 
conductor and a return conductor for each interchange circuit, 
I 
i 
while X.26 ,uses one signal conductor per interchange circuit and 
. I 
a common return in each direction of transmission. X.26 allows 
I 
transmission speeds up to 100 k bits/sec with a cable length of 
I 10 metres and up to 1 k bit/sec at 1000 metres. X.27 allows 
·transmissiln speeds up to 10 Mbit/sec at 10 metres, and 100 k bit/ 
I 
sec at 1000 metres. (These are conservative estimates based on 
empirical data). Both recommendations are intended for DTEs and 
DCEs implemented in integrated circuit technology. 
The data signal condition 0 (space) on an interchange circuit is 
indicated by a voltage positive with respect to the return 
conductor, while a 1 (mark) is represented by a negative voltage. 
On timing and control circuits, binary 1 and 0 indicate OFF and ON 
conditions respectively. Signal conditions in both recommendations 
are specified at the generators and at the receivers but not at the 
interchange point forming the line of demarcation of. responsibili.ty 
between DTE and DCE. This has been identified as a potential source 
of conflict between the owners of DTE and DCE respectively (8). 
Reconnnendation X.21 specifies the use of X.27 on the DCE side of the 
interface at all times, and at the DTE side of the interface for· 
transmission speeds above 9600 bits/sec. Up to 9600 bits/sec the 












3.3.3 FUNCTIONAL CHARACTERISTICS 
The functional characteristics of the X.21 interface are defined 
by reference to recommendation X.24. 
Table 3.3 is taken from the X.24 recommendation, and lists the 
interchange circuits with which the X.21 interface is implemented. 
INTERCHANGE INTERCHANGE DATA CONTROL TH1ING 
CIRCUIT CIRCUIT NAME FROM TO FROM TO FROM TO DESIGNATION DCE DCE . DCE .- DCE DCE DCE 




Ga DTE Common x 
Return . 
T Transmit .X x 
R -Receive 0 x x 
c Control x 
I Indication x 
s Signal Element x 
Timing 
B Byte Timing x 
TABLE 3.3 











CIRCUITS G AND Ga: 
Circuit G is used to connect the zero-volt reference point of a 
generator tb that of a receiver. This connection is not used 
with X.26 and is optional with X.27. When used, it may be 
connected ti protective ground at will within the DCE, to minimise 
noise or tolmeet with national safety regulations. 




When C is ON, the signals on T are data being transmitted to the DCE. 
When C is OFF, T transmits control signals. Both these circuits 
are monitored by the DCE for electrical fault conditions. 
CIRCUITS RAND I: 
When I is ON, the signals on R should be interpreted by the DTE 
as data relayed by the DCE from the distant DTE. When I is OFF, ~he 
DCE transmi~s control signals to the DTE on R. The DTE should monitor 
both signals for electrical fault conditions. 
CIRCUITS S AND B: 
The DCE transmits timing information (i.e. a clock signal) on S at 
all- times that the timing source is capable of generating this 
information. The DTE presents binary signals on T and·conditions 
on C in which the transitions occur when S goes from OFF to ON. 
The same conditions apply to the DCE signals on R and I. Circuit B 
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is provided to give 8 bit byte timing information. It is optional with 
X.21 and will only be used by some administrations. Its use is not 
generally required, ?S character synchronisation will be provided by the 












3.3.4 PROCEDURAL CHA..~CTERISTICS 
3.3.4.1 EXPLANATION 
The state diagrams used by the CCITT in defining the X.21 interface 
are associated with the concept of an interface machine. Although 
the recommendation makes no mention of this, the use of an interface 
machine implies that each side of the interface has been represented 
as a finite state machine (FSM) formally defined as a set with five 
elements. 
FSM = (S, IS, OS, FNS, FOUT),where 
S is a finite set of all the states permitted to occur during the 
operation of the interface; 
IS is a finite set of all the legitimate inputs to the FSM; 
OS is a finite set of all the legitimate outputs from the FSM; 
0 
FNS S.I • S' is the next state function, mapping current (state, 
FOUT 
input) pairs into the next state; and 
S~I +OS is the output function, mapping current (state, 
input) pairs into the current output. (Static output as well 
as pulsed output signals, such as messages, are allowed). 
Each valid combination of inputs from IS and outputs from OS defines 
a unique state belonging to S. The combination of the current state 
and a change in inputs results in the FSM being mapped into a new 
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state by FNS, the next state function. A corresponding set of outputs 
determined by FOUT is simultaneously generated. 
The X.21 interface may be represented as two finite state machines 




IS = (t,c) 












where t,c,r,i, represent the signals on circuits T,C,R and I 
respectively. The sets FNS and FOUT determine the behaviour of the 
DTE and DCE; being derived from the X.21 definition. 
The behaviour of an interface may be modelled using the concept of an 
interface machine (9) and represented graphically using state 
transition diagrams. The interface machine uses the signals generated 
by both sides of the interface as its input set and has no outputs. 
Its behaviour is mapped by a finite set of states connected by a 
finite number of legitimate transitions which may be initiated by 
either side of the interface. A transition is caused by a change in 
the input set to the interface machine. The usE of the interface 
machine is limited to situations where the transmission medium does 
0 
not introduce delays and where communication is in .the half duplex 
mode. On the whole, these conditions are met by the X.21 interface, 
where transmission delays may be ignored and transitions between 
states are initiated by either side of the interface in two-way 
alternate fashion. 
When both sides o~ the interface act simultaneously, causing a 
"collision" as in state 15 of figure 3, the interface machine gives 
a poor representation of the behaviour of the interface. 
3.3.4.2 DESCRIPTION 












the X.21 quiescent phase; 
the data transfer phase; 
the call clearing phase, which involves physical level handshaking 
across the DTE/DCE interface; and 
the implementation of dedicated circuit interfaces which only 
operate on the physical level. 
These four areas are covered in this section. 
a) The Quiescent Phase 
Figure 2(a) gives an explanation of the state diagrams used by the 
CCITT in defining the behaviour of the X.21 interface machine. Figure 
2(b) shows the set of valid states for the X.21 quiescent phase, as 
well as legitimate inter-state transitions. The quiescent phase may 
be entered after termination of the call control or data tr:ansfer. 
phases by call clearing, or as a result of fault conditions. It may 
only be left via the READY STATE. 
Figure 2(b) shows that both the DTE and DCE finite state machines 
may generate outputs corresponding to READY and NOT READY conditions, 
with the DTE being either CONTROLLED or UNCONTROLLED while NOT READY. 
This creates six valid quiescent states. 
X.21 does not suggest uses for the CONTROLLED NOT READY condition. 
Two instances when this condition would be likely to apply are: 
i) when the DTE is in local mode; and 
ii) when the DTE is involved in interaction with an operator to 













Table 3.4 (below) sunnnarises some of the information of figure 2(b), 
using FSM/interface machine notation. 
DTE FSM IN.TERFACE MACHINE DCE FSM 
IS(r,i) OS (t,c) s IS (t,c) OS (r, i) 
1,0FF 1,0FF READY 1,0FF 1,0FF 
1,0FF 01,0FF DTE CONTROLLED NOT READY 01 ,OFF 1 ,OFF 
DCE READY 
-1,0FF O,OFF DTE UNCONTROLLED NOT O,OFF 1,0FF 
READY, DC~ READY 
O,OFF 1,0FF DTE READY,DCE NOT READY 1,0FF O,OFF 
0 
O,OFF 01 ,OFF DTE CONTROLLED NOT READY, 01 ,OFF O,OFF 
DCE NOT READY 
O,OFF O,OFF DTE UNCONTROLLED NOT O,OFF O,OFF 
READY, DCE NOT READY - -
TABLE 3.4 











For the conditions on t,c,r,i to be interpreted as valid, they 
must be kept steady for at least 24 periods of the signal on S, 
or detected for at least 16 periods. 
b) The Data Transfer Phase 
The interface may leave the quiescent phase to enter the X.21 call 
control phase. This makes use of link and network layer features, 
which fall away completely once data transfer is reached. The X.21 
protocol is designed to provide a transparent full duplex circuit 
during data transfer, allowing users the freedom of choosing any 
higher level protocols or network architecture they wish to. This 
favours the use of X.21 as the physical layer of different protocols 
and_ network architectures, such as X.25 and SNA (10,2). 
Although X.21 is primarily intended to provide a full duplex circuit 
between end-users, half duplex operation is also supported. 
Figure 6 shows how a two point dedicated line is implemented, as well 
as illustrating how half duplex operation may be achieved. If state 
13 (DATA TRANSFER) is omitted, figure 6 represents an interface 
implementing half duplex data transfer. The idle state is the X.21 
READY condition with both sides transmitting (1,0FF). Either side of 
the interface may transmit data (D,ON), .provided that the other side 













Recommendation X.21 treats the case of half duplex data transfer 
on the switched circuit service in the' context of V.24 equipment 
being coupled to the network via a X.21 bis interface, where the 
possibility of half duplex operation arises on the DTE side. Two 
solutions 
1
are allowed to this problem. 
I 
I 
i) DurinJthe data transfer phase X.21 bis circuits 109 (CARRIER 
I 
DETECTED) and 105 (REQUEST TO SEND) are logically ~onnected with 
I . 
X.21 circuits C and I respectively, via the data network, as shown 
in figlre 5. X.21 does not specify how this "logical connection" 
I 
I 
is established. By implication it is left to the network to establish 
I 
by whatever method suits the signalling system used. The 
implementation of this logical connection allows the realisation 
of half duplex transmission as described above for the case of leased 
lines. When the X.21 DTE signals (t, c) = (D, ON) to transmit 
data, th~ network will cause the X.21 bis DCE to signal circuit 
109 (CARRIER DETECTED) ON, indicating that the V.24 DTE should 
expect to receive ~ata. When the V.24 DTE signals circuit 105 
(REQUEST TO SEND) ON o~ the X.21 bis interface, the network will 
cause the X.21 DCE to signal (r, i) = (D, ON). The X.21 DTE 
should now signal (t, c) = (1, OFF) if it is not already doing so, 
causing the network to switch 'the X.21 bis DCE circuit 109 (CARRIER 
DETECTED) OFF. The X.21 DTE should now be ready to receive data 
from the network. When the V. 24 DTE signals circuit 1_05 (REQUEST 
TO SEND) OFF on the X.21 bis interface, the network should cause 
the X.21 DCE to signal (r, i) = (1, OFF). 
ii) Alternatively, the X.21 DTE shall signal READY FOR DATA (t, c) 
= (1, ON), when the X.21 bis DTE signals circuit 105 (REQUEST 











for (1,0FF), in figure 6. This permits half duplex working for 
DTEs not requiring circuit 109 (CARRIER DETECTED) to be off before 
; 
. ' 
hgnalling 105 (REQUEST TO SEND) ON. 
! 
As recommenration X.21 does not define explicit procedures for 
the implemehtation of half duplex interfaces on the switched service, 
but only giles the above guidelines in the context of implementing 
a X.21 biJ inte~fac~, it is up to the local administration to 
decide on Jhe exact method of realising half duplex transmission 
I 
on the switched service . . I 
i 
c) The Cail Clearing Phase 
The data transfer phase may be terminated either by the DTE or by 
the DCE (i.e. by the remote DTE). When the DTE initiates clearing, 
it transmits a CLEAR REQUEST (O,OFF). The DCE responds with CLEAR 
CONFIRHATION (O,OFF), followed by DCE READY (1,0FF). The DTE then 
signals READY (1,0FF) and the interface assumes the READY state, 
as shown in figure 4. 
The DCE clears by signalling CLEAR INDICATION (O,OFF). The DTE 
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responds with CLEAR CONFIRMATION (O,OFF) after which the DCE indicates 
READY. The DTE follows suit and the interface again enters the 
READY state. 
The clearing sequence may be entered from any state except READY, 











d) Dedicated Circuits 
The X.21 dedicated circuit interface of figure 6 covers only the 
physical layer of the OSI model, containing no link or network 
layer features. This interface allows the implementation of point 
to point and centralised multipoint dedicated circuits. With 
centralised multipoint working (the configuration of figure 7) the 
data transmitted by the central DTE is delivered to all remote 
DTEs and the data transmitted by the .remote DTEs (one by one as 
determined by the data link protocol) is delivered to the central 
DTE. While the transmitting party is in state 13_S,the receiving 
party is in state 13 R of figure 6. During state 13 the central 
DTE sends data to all remote DTEs while the remote DTEs transmit 
to the central station, one·by one as determined by the data link 
protocol. 
3.4 THE LINK LAYER 
3. 4. 1 SYNCEROIHSATION 
The handshaking protocol of the call control phase shown in figure 
3 is character orientated. Synchronisation between DTE and DCE is 
required to ensure that characters are defined between specific 
limits and also so that entry and exit from states may be made on 
character boundaries. The byte timing information provided by the 
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DCE of some networks on circuit B may be used to this end, but is not 
of general value as it will not be universally adopted. Recommendation 
X.21 requires all networks to transmit synchronisation information 
on circuit R at the start of the call control phase. The IA5 characters 
"+" and "BEL" in states 3 and 8 of figure 3 must be preceded by a 
minimtnn of two "SYN" characters. These should be used by the D_TE to 
align itself with the DCE for the rest of the call control phase. 












Once the end to end connection has been established and both DTEs 
are in the DATA TRANSFER PHASE (state 13), they are responsible 
for establishing their own alignment as X.21 link layer functions 
fall away once the call has been set up. 
3.4.2 ERROR DETECTIOi~ AND CORRECTION 
Besides being responsible for synchronisation, the link layer must 
detect and possibly correct errors which may occur within the 
physical layer. ~formally, the link layer is required to perform 
its functions on a data link between two points having a significant 
physical separation. In the case of X.21, the link layer operates 
across the interface between DTE and DCE, which is usually only a 
small distance. The probability of errors occurring on this 
short link is minimal under normal working conditions. 
CCITT recommendation X.21 specifies the use of IA5 characters with 
onep_arity bit (odd parity) for error checking. No provision is 
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made for error correction, other than the possibility of clearing the 
call and retrying, as a result of incorrect (or no) responses being 
.received on transition to a new state. This action.is further 
explained in section 3.5. 
Once the end-to-end connection has been established and both DTEs 
are in the DATA TRANSFER PHASE (state 13), they are responsible for 
establishing their own error detecting and correcting procedures. 
3.5 THE' NETWORK LAYER 
The network layer of X.21 provides a call control phase (figure 3) 
which is entered from the quiescent phase via the READY state. The 
call control phase is normally terminated by the data transfer phase, 












At any stage during call establishment, the clearing phase may 
be entered and the interface returned to the quiescent phase. 
The call establishment phase of figure 3 appears to be based on the 
way a nonnal dial-up telephone call is established. The READY stat·e 
corresponds to the on-hook condition, and the CALL REQUEST and 
INCOMING CALL states to someone lifting a handset off-hook before 
dialling, and a telephone ringing. Selection signals correspond 
to dialling impulses, and the states immediately preceding data 
transfer may be compared to. the various tones generated by a telephone 
network. The CALL ACCEPTED state corresponds to a person lifting 
the handset off-hook when answering a ringing telephone. 
In the following paragraphs, call establishment, facilities 
0 
available with X.21, and the role of time-limits in controlling the 
network layer are discussed. 
3.5. 1 CALL ESTABLISHMENT 
The call establishment procedure starts with the interface in the 
READY state. From this point, a call may be either requested or 
0 received. 
When a call is to be made the DTE initiates the procedure by 
signalling CALL REQUEST (O,ON). The DCE responds with PROCEED TO 
SELECT (+,OFF). The DTE now transmits SELECTION SIGNALS (IAS,ON) 
( 
to indicate the address of the called party and other relevant 











The DTE now waits for the DCE to respond with READY FOR DATA 
(1,0N). If the DCE does so, data transfer can take place (state 
13). However, while the network is busy connecting the call, the 
DCE may provide the DTE with information as to how the call is 
progressing (states 6,7/10 and 11 : DCE WAITING, DCE PROVIDED 
INFORMATION, CONNECTION IN PROGRESS respectively). 
Depending on how long it takes to connect the call and on the 
facilities requested by the DTE, all or some of these states 
. may be entered into and the relevant information.transmitted to 
the DTE before state 12, READY FOR DATA, is entered. 
3~io 
In the event of the DCE being unable to establish a call requested 
by the DTE, it will provide information in the form of CALL PROGRESS 
SIGNALS to' the DTE, indicating why the call is not being established. 
These CALL PROGRESS SIGNALS (state 7/10) may be followed either by 
a DCE CLEAR INDICATION or by DCE WAITING, depending on what the 
factors impairing call establishment are. (Appendix C contains a 
list of CALL PROGRESS SIGNALS with their codes, while Appendix B 
shows the format of all DCE provided information). The DCE PROVIDED 
INFORMATION (state 7/10) may also include CALLED LINE IDENTIFICATION 
if requested by the DTE.· 
(See Section 3.5.2 : Facilities). 
With an incoming call, the sequence again starts with the interface 
in the READY state. The DCE signals INCOMING CALL (BEL,.OFF) and the 
DTE responds with CALL ACCEPTED (1,0N). As before the DCE could 
respond to this with READY FOR DATA, but it could also go through 
states 6, 10 bis and.11 (DCE WAITING, DCE PROVIDED INFORMATION, 












long it takes to connect the call and on the facilities provided 
by the DCE. 
The DCE PROVIDED INFORMATION may include CALLING LINE IDENTIFICATION 
or CHARGING ADVICE. 
In the event of a CALL COLLISION (state 15), where an INCOMING 
CALL coincides with a CALL REQUEST, the DTE is given preference 
and the incoming call refused. State 3, PROCEED TO SELECT, then 
follows the collision and the normal call request sequence is 
completed. 
3.5.2 FACILITIES 
Recommendation X.21 allows the user to take advantage of a number 
of optional facilities provided by the network. These facilities 
are: 
i) facility registration and cancellation; 





multiple address calling; 
called line identification; 
vi) calling line identification; 
vii) closed user group; 
viii) redirection of calls; and 
ix) charge advice. 
Depending on the network implementation of X.21 and on the facility 
concerned, the user may activate the desired facility either when 














FACILITY REGISTRATION OR CANCELLATION: . 
,This is done by the DTE making a call to the network. During state 
4, SELECTION SIGNALS, the DTE indicates the nature of the facility 
required by, using a special selection sequence. The network responds 
I 
with the appropriate CALL PROGRESS SIGNAL to indicate acceptance or 
. . If h . . I 11 . . . d h rejection o t e registration cance ation actions, an t en 
terminates the call by signalling CLEAR INDICATION. 
DIRECT CALL 
A user who!is registered for the direct call facility can make direct 
I 
calls to a predetermined address by responding to PROCEED TO SELECT 
(state 3) with DTE WAITING (state 5), instead of giving SELECTION 
SIGNALS (state 4). When this facility is provided on a per-call 
basis the user may either go through the normal selection sequence, 
or make direct calls. 
ABBREVIATED ADDRESSING: 
This is used to represent a designated full address with a reduced 
number of characters. This facility would be used where the designated 
addresses are frequently accessed by the DTE. 
MULTIPLE ADDRESS CALLING: 
This facility may be used to establish conference or broadcast types 
of cormnunication. 
CALLED LINE IDENTIFICATION 
When this is requested, the network verifies the address of the 
called party during state 7/10 : DCE PROVIDED INFORMATION. This 












CALLING LINE IDENTIFICATION: 
This feature enables a DTE to prevent calling parties from gaining 
unauthorised access to its address. The network identifies the 
calling party during state 10 bis : DCE PROVIDED INFORMATION. 
CLOSED USER GROUP: 
A subscriber in a closed user group generally communicates only 
with other members of his group. He does not have free access 
to the rest of the network, nor can the rest of the network access 
him. (There are variations of this concept, allowing some members 
of the group outside communication). 
REDIRECTION OF CALLS: 
The subscriber may have the network redirect all incoming calls to 
another address (eg.outside normal office hours), by prior 
arrangement with the network. 
CHARGE ADVICE: 
If desired, the network will call the DTE within 200m Sec of the 
termination of an outgoing call and indicate the cost of the call 
I 
during state 10 bis : DCE PROVIDED INFORMATION. 
Apart from the facilities already defined, new facilities may be 
added to the network as the need is identified. 
3.5.3 DTE Tillli-LIMITS AND DCE TI~-OUTS 
X. 21 contains details of time-limits and time-outs to be used to 
resolve deadlock situations resulting from equipment malfunctions 
on either side of the interface, or from infrequently encountered 













After the DTE signals CALL REQUEST, the network should respond 
within three seconds with PROCEED TO SELECT. If this signal is not 
received within the specified time-limit, the DTE should return to 
the READY condition. Another example is the two second time~limit 
imposed on the DCE to respond to CALL ACCEPTED (state 9) either with 
READY FOR DATA or with DCE CLEAR INDICATION. If the DCE responds 
with DCE PROVIDED INFORMATION (state 10 bis) the time-limit is reset. 
If this time-limit expires, the DTE should signal DTE CLEAR REQUEST. 
After the DCE signals PROCEED TO SELECT (state 3), two simultaneous 
time-outs are started. The DTE has 36 seconds to send the-complete 
selection signal, and 6 seconds within which to respond with the 
first selection character. The 6 second time-out is reset every 
time a selection character is received. If either time-out expires, 
the DCE will signal DCE CLEAR INDICATION, which reay be preceded by 
an appropriate CALL PROGRESS SIGNAL. 
The shortest time-out is started by a DCE CLEAR INDICATION. The 
DTE has 100 ms to respond with a CLEAR GONFIRJ.vf.ATION. The DTE must 
also respond with READY, inside 100 ms of the DCE .indicating DCE 
READY. 
A full list of time-limits and time-outs is given in Appendix E. 
3.6 TEST LOOPS 
To assist with the location of faults on interconnections, X.21 
specifies three test loops from recommendation X.150, which defines 
a family of test loops. These test loops are illustrated in figure 














LOCAL TEST LOOP - LOOP 3 
Signals (t,c) are presented on circuits (R,I) of the local D~E/DCE 
1 interface when this loop is activated. The DTE uses it to verify 
'operation of the DTE/DCE interface. At present, manual control 
of this loop from the DCE is suggested, with automatic operation 
! 
being a possible future extension. 
NETWORK TEST LOOP - LOOP 2 
i 
This loop r• activated in the remote DCE. Again, (t,c) are presented 
on (R,I). 1 The DTE uses this loop to verify operation of the 
I 
network cfrcuit as far as the remote DCE. It m~y be controlled 
I -
manually from the DCE, automatically from the network or automatically 
from the remote DTE. The method for automatic control of this loop 
· is left as a national option. 
DTE TEST LOOP - LOOP 1 
This loop is activated inside the DTE itself and is under full control 
of the DTE. It is used to verify operation of the local DTE. 
3.7 ADVANTAGES AND SHORTCOMINGS 
One of the major advantages in the use of X.21 as opposed to existing 
protocols is that it has been developed specifically for use with 
public data networks. This makes it possible to take advantage of 
facilities offered by a PDN, as shown in section 3.5.2. 
As most administrations developing circuit switched PDNs are showing 
a strong interest in the x.21 interface, it appears likely to become 
at least very widely, if not universally accepted. This offers a 












The following factors are obvious advantages over any alternatives 
for the same application (8, 11, 12). 
i) Improved physical layer characteristics 
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X.21 uses a smaller interface connector than any other standard because 
it requires fewer interchange circuits. This results in fewer generators 
and .receivers being required and trans lat es to a cheaper interface, 
particularly on the DCE side. 
X.21 has superior electrical characteristics to other interfaces, 
allowing higher data rates -and far longer interface cables. 
ii) Link Layer Features 
The use of a link layer in support of the network layer results in a 
character-orientated handshaking protocol with the· ability to detect _ 
errors in data transferred during call establis~ment. The "link layer 
supports the network layer in allowing the transfer of characters 
across the interface to achieve fast, efficient call set-up (typically 
200 to 500 mSec) and direct user-network communication. (Older 
standards require a separate interface for call set-up). 
iii) Network Layer Features 
c 
The most significant network layer feature of X.21 -is the ability 
to perform call establishment using the same physical layer interface 
as used for data transmission. Apart from this, the user may interpret 
call progress signals and use the facilities mentioned in section 
3.5.2 with his terminal. As new value-added network features become 













The use of state transition diagrams in the formal definition of this 
recommenda~ion, serves to provide a clear and comprehensive definition 
of the interface. There are few ambiguous areas. 
I 
I 
Apart from the obvious disadvantage of the lack of compatibility 
I 
between X.2, and existing equipment, for which X.21 bis ts intended as 
! 
an intermediate solution, the following shortcomings have been mentioned 
I 




i) The DTE is not aware of other calls queueing during the-data 
transfe:r phase, nor is there· any facility for network recall (13) 
(the ability of the terminal to communicate with the network during 
data transfer). Network recall would however detract from the 
transparent nature of this protocol after call setup. 
ii) A more significant shortcoming is that the DTE. cannot be made 
•· 
aware of incoming calls or queueing while CONTROLLED NOT READY 
(14). This is a relevant criticism as the CONTROLLED NOT READY 
state can be used to indicate that the DTE is in local mode, 
when it might be desireable to switch the DTE to line to service 
an incoming call. 
iii) The use of time-outs to resolve deadlock situations has been 
criticised. Razouk and Estrin (14) have developed a modified 
interface machine for X.21 which does away with the need for 












iv) The method used by the DCE to indicate charge advice could 
be improved on (13). A more elegant solution would have been 
the incorporation of this facility as an option during the 
clearing phase. 
v) Yanoschak (11) points out that poor use 1s made of the network 
I 
by all,wing the DTE to take priority 1n resolving call collisions. 
This is true, but is done in case the DTE call is a matter of 
urgenc~. As the probability of a collision occurring is small, 
j 




vi) West and Zafiropulo (15) point out that the state transition 
diagrams used to define X.21 do not represent the behaviour of 
the interface correctly during collisions. A better representation 
would have been gained by using separate state transition 
diagrams for DTE and DCE, representing each as a finite state 
machine. 
. ' 
These crit~cisms are justified and their consideration 1n future 
revisions of X.21 would further enhance the protocol. Even without 
their inclusion, however, X.21 remains the most effective interface 















CCITT recommendation V.24 (16) is a general purpose DTE/DCE interface 
for serial binary data communication over the public telephone network. 
Rather than being an interface definition, it is a collection of circuit 
definitions from which a selection must be made to implement a given 
interface. 
V.24 covers the so-called 100-series of interchange circuits for use 
with general applications, as well as the 200-series intended for use 
0 
with automatic calling equipment. The use of automatic calling equipment 
requires a separate interface (V.25, not used in this country) to 
be installed along with the V.24 interface. As only the 100-series 
of circuits are relevant to DTE/DCE interfacing in this country, 
the 200-series will not be discussed. 
The first publication of V.24, in 1964, was based on the American EIA 
standard, RS-232. V.24 and RS-232 have evolved together over the years 
and cover similar ground but are by no ~eans identical. The current and 
final version of the EIA standard is RS-232-C and forms a formal 
interface definition (17). 
In this chapter V.24 is described in terms of the physical layer of 












4.2 V.24 DOCUMENTATION 
The 1980 revision of CCITT Recommendatio~ V.24 consists of descriptive 
text covering the ~nctional and procedural aspects of the protocol. 
The text refers the reader to ISO standard 2110 for the interface 
I 
mechanical characteristics, while permissible electrical characteristics 
! 
are defined in recommendations V.10, V.11 and V.28. In several modem 
recommendatilns implementing a V.24 interface, the reader is referred 
to ISO 4902 ~25) for the mechanical characteristics to be used with 
V.10 or V.11/electrical characteristics. 
I 
Table 4.1 lists the CCITT recommendations and ISO standards referred 














ISO 2110 : Data Communication-
25-pin DTE/DCE interface connector 
and pin assignments. 
ISO 4902: Data Communication-
27-pin and 9-pin DTE/DCE inter-
face connectors and pin 
assignments. 
CCITT Sl6: Connection to the 
telex network of an automatic 
terminal using a V.24 DTE/DCE 
interface. 
CCITT V.10, V.11, V.28 and V.31: 
Electrical characteristics of 
single and double-current inter-
change circuits. 
CCITT V.35: Data transmission 
at 48 k-bits/sec using 60-108 
kHz group band circuits. 
CCITT V.21: 300 b/sec duplex 
modem for use in general 
switched telephone network. 
CCITT V.25: Automatic callihg 
equipment on general switched 
telephone network. 
CCITT V.54: Loop test devices 
for modems. 
0 
CONTEXT IN WHICH REFERENCE 
lvAS MADE 
Mechanical characteristics 
for V.24 interface. 
Mechanical characteristics 
of interface for automatic 
calling equipment. 
Connection of automatic 
terminals to the telex net-
work. 
Electrical characteristics of 
signal ground and common 
return conductors. 
Electrical characteristics of 
signal ground and common 
return conductors. 
Original usage of circuits 126 
and 127. 
Procedures for automatic 
calling equipment. 
Loop test conditions for 
maintenance testing. 












4.3 INTERFACE DEFINITION 
This protocol exists only in the physical layer, as opposed to X.21 
which covers the three lower layers of the OSI model. The network 
level functlon of addressing is left either to V.25 (Automatic 
Calling and/br Answering Equipment), or to an operator doing 
: 
manual dialling. A common application is with the use of dedicated 
lines, where/the addressing function is not required. As with X.21, 
the physicali layer is broken into its mechanical, electrical, 
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functional aid procedural characteristics for the purposes of description, 
I i 4.3.1 MECHANICAL CHARACTERISTICS 
! 
V.24 has traditionally made use of a 25-pin D-type connector as 
opposed to the 15-pin connector used with X.21. This connector (shown 
in figure 9) is specified by reference to ISO 2110 {21). The pin 
assignments for the interface are listed in Appendix D. The conventions 
'for the position anJ significance of the interface connector are as 
with x.21. 
r The latest V~series recommendations for DCE allow the use of mechanical 
characteristics as laid down by ISO 4902 (25), provided electrical 
characteristics conforming to V.10 or V.11 are implemented. 
The use of an ISO 2110 25-pin connector with V.24 circuits shall 
be assumed here, as this is relevant to V.24 equipment currently in 











4.3.2 ELECTRICAL CHARACTERISTICS 
The electrical characteristics commonly associated with V.24 interfaces 
are described in recommendation V.28. Recommendation V.10 and V.11 
(8), (9) describe electrical characteristics which are implemented in 
some newer equipment. (CCITT recommendations X.26 and X.27, describing 
the X.21 electrical characteristics, consist solely of a reference 
to the texts of V.10 and V.11 respectively). 
The latest V-series DCE recommendations make allowance for the use 
bf V.10/V.ll electrical characteristics, and state that CCITT 
policy is to encourage phasing out V.28 in favour of a V.11/ISO 4902 
type interface. However, as most existing equipment implements V.28, 
interchange circuits shall here be assumed to have V.28 electrical 
characteristics. 0 
The V.28 characteristics allow data rates up to 20 kbits/sec· for a 
cable not exceeding 15 metres in length. Unbalanced interchange 
circuits employing a common return conductor for both directions of 
transmission are described. Apart from describing load and source 
c 
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characteristics, voltage levels and signal characteristics at the inter-
change point are also specified. For data circuits, binary 1 is 
represented by a voltage less than minus 3 volts, and binary 0 by a 
c 
voltage greater than plus 3 volts~ For control and timing circuits, 
the ON condition is rep~esented by a voltage greater than plus 3 volts, 
and the OFF condition by a voltage less than minus 3 volts. 
As the case of synchronous working is the only one of interest here, 
the same synchronous speeds mentioned with X.21 (table 3.2) are also 












4.3.3 FUNCTIONAL CHARACTERISTICS 
The current revision of V.24 (16) lists some 43 interchange circuits 
(see appendix D). It is not intended that all these circuits be used 
in one interface but rather that a selection be made to suit a particular 
application. The V-series modem recommendations all contain subsets of 
V.24 to be used in the DTE/DCE interface. The V.24 circuits required 
for use in most practical interfaces correspond to those defined in 
ISO 2110, listed in table 4.2. The fact that these circuits are all 
defined as a standard interface does not imply that they all have to 
be used in a given piece of equipment. As with the wider range of V.24 
circuits, the intention is that a selection be made to suit a given 
application. Table 4.3 is a selection of commonly used interchange 
circuits encountered on synchrono~s equipment in-this country. In the 
following sections the approach has been to use the circuits of Table 
4.3 as a small common denominator of frequently used circuits essential 
to the correct functioning of the interface. 
In describing the use of the more common circuits, it is convenient 
to group them in terms of specific functions. All the circuits 
{excepting the common return) carry binary signals, with the functions 

















. PIN I NO. 
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Request to send 
Ready for sending 































Data signal rate 
selector (DTE) 
24 113 Transmitter signal .· 1 ~element timing 
(DTE) 































NOTES TO TABLE 4.2 
NOTE 1: When shielded interface cable is used, the shield 
is connected to this pin. 
NOTE 2: National option. 
INTERCHANGE NAME GROUND DATA CONTROL TIMING 
CIRCUIT 
NUMBER FROM TO FROM TO FROM TO 
. " DCE DCE DCE DCE DCE DCE 
-
102 Signal ground or 
common return x -
103 Transmitted data x 
104 Received data x 
105 Request to send 0 x 
106 Ready for sending x 
107 Data set ready x 
108/2 Data terminal ready x 
109 Data channel re-
ceived line sig-
nal detector x 




115 Receiver signal 
0 element timing 
{DCE) x 
TABLE 4.3 














Data Terminal Ready (DTR) and Data Set Ready (DSR) circuits 108/2 
and 107, are used to indicate the state of readiness of the interface. 
DTR is used by the terminal to prepare the DCE to connect to line. 
Where the line connectoin is established by supplementary means, DTR 
( 
maintains this connection. The terminal is permitted to present this 
signal whenev~r it is ready to transmit or receive data. DTR OFF causes 
the DCE to dilconnect from line. In dedicated line applicatoins, this 
I 
signal should always be ON. 
DSR is Gonsideredas a response to DTR. DSR indicates that the DCE is 
' 
connected to line and is ready to exchange further control s1gnals to 
initiate data transfer. DSR OFF indicates that fhe DCE is not ready to 
operate. When DTR is turned OFF, it may not go ON again until the DCE 
turns DSR OFF. 
The conditions on other circuits (apart from the Ring Indicator, circuit 
125) are not valid until both DT~ and DSR are ON. 
Call Establishment 
Request To Send (RTS), Clear To Send (CTS) and Carrier Detected (CD) 
are the signals used for call establishment. (CD and CTS are respectively 
• 
named Data Channel Received Line Signal Detector and Ready for Sending 
'by the CCITT: popular abbreviatoins are used here for convenience). RTS 
is a DTE signal causing the DCE to assume the transmit mode. In half 
duplex operation, RTS OFF puts the DCE into the receive mode. CTS is a 
DCE response to RTS, indicating that the DCE is prepared to transmit 
data presented by the DTE across the network, as a data channel has been 
3 
established to the remote DCE-
3) In some modems, CTS means that the remote DTE is ready to receive 
data. Usually however, CTS has no end-to-end significance, and the 











CD is a DCE signal indicating that a line signal from the remute DCE 
is being received within appropriate limits as specified in relevant 
DCE recommcmdatlons. CD OFF implies that data presented by the DCE to 
the DTE is not valid~ 
Once the DCE respoods to RTS with CTS, the DTE may transmit data. 
RTS may not be turned off until the last DTE data bit has crossed the 
interface. After it has been turned OFF, RTS may not be turned ON 
again until CTS has been turned OFF. 
Direction of Transmission 
When full duplex transmission is employed, the signals DTR, DSR, RTS, 
CTS and CD should all be ON during· data transfer.· 
0 
With half duplex transmission, RTS conditions the DCE. to transmit 
data across the network. CTS is the required DCE respor.se, iridicating 
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that the DTE may transmit data. When the DTE has finished its transmission 
it turns RTS OFF, putting the DCE into the receive mode. The DCE 
should respond by turning CTS OFF. When it detects a valid data signal 
from the remote DC£, CD signals the DTE to expect data. During half 
duplex transmission.,. CD may not be ON simultaneously \l/ith RTS/CTS. 
Data Circuits 
·Transmitted Data (TXD) and Received Data (RXD), circuits 103 and 104, 
are used to transfer data bet\l/een DTE and DCE across· the interface in 
serial bitstreams. The format of these bitstreams is outside the scope 
of V.24. 













When these circuits are all ON and there is no data to transmit on 
TXD, the DTE may transmit binary 1, line reversals or other sequences to 
maintain timing synchronisation. When RTS and CTS are both OFF, TXD 
must be held at binary 1. The DCE must al\!/ays hold RXD at binary 1. 
\!/hen CD is OFF. With half duplex transmission, RXD must be binary 1 and 
CD OFF when RTS is ON. 
Timing Circuits 
Transmitter Signal Element Timing (TSET) and Receiver Signal Element 
Timing (RSET), circuits 114 and 115 respectively, are the only DCE 
circuits normally used to provide the DTE with timing information for 
synchronous transmission. Both signals have nominally equal ON and OFF 
-
periods. The DCE should provide timing information on both circuits at 
all times, although the accuracy and stability of RSET are only critical 
\!/hen CD is ON. 0 
The DTE presents a data signal on TXD in which the transitions bet\!/een 
signal elements coincide \!/ith OFF to ON transitions on TSET. The OFF 
to ON transitions of RSET indicate the nominal centres of signal elements 
on RXD. 
Common Return 
Signal Ground (Circuit 102) establishes a common return conductor for 
both directions of transmission when V.28 is adhered to. When implementing 
V.10 or V.11 it is used as the d.c. reference potential. 
Miscellaneous Circuits 
The Ring Indicator, circuit 125, is a DCE signal used with automatic 
calling and ans\!/ering equipment to indicate the presence of an incoming 
call on the switched service. This is the only signal to be considered 











There are three test circuits which may be implemented in V.24 equipment: 
i) Loopback/Maintenance Test (circuit 140), used by the DTE to initiate 
. , loopback or other conditions; 
ii} Local LDopback (circuit 141), used by the DTE to establish a local 
loopback 1 (i.e., to test the DTE/DCE interface); and 
! 
iii) Test Indicator (circuit 142), used by the DCE to indicate when it 
is und~l test. 
Secondary Channel 
I Table 4.2 sho~s the use of a secondary channel (circuits 118, 119, 120, 
121 and 122).! The circuits in question fulfil the same function as their 
similarly named counterparts-in the primary channel described-in this 
chapter. The secondary channel operates at a lower speed than the 
primary chann~l, and is normally used fa~ maintenance and test purposes 
and verification.of the integrity of data transmitted on the primary 
channel. It may be 11sed to establish a form of duplex working in some 
applications. 
4.3.4 PROCEDURAL CHARACTERISTICS 
The procedural characteristics of the V.24 interface may be split into 
two categories; switched services and dedicated lines. The switched 
case consists of call establishment, data transfer and call clearing, 
while call establishment and clearing do not apply to dedicated lines. 
4.3.4.1 SWITCHED SERVICE 
Figure 10 shows the different phases a V.24 interface goes through 
to realise data transfer. Being purely a physical level protocol, V.24 
depends on some external means of establishing the physical circuit 
between endusers. This function may be fulfilled either by a human 
operator or by using a separate V.25 interface with automatic calling 













In both cases the external method of call establishment fulfils network 
layer functions, the V.24 interface only being used for physical layer 
elements of handshaking and data transfer. As automatic calling equipment 
is not used on the telephone network .in this country, figure 10 shows 
the procedure followed by a human operator in establishing the physical 
circuit between end users and conneQting the DCE to line. 
Before the DCE is connected to line, it must signal the OFF condition 
on DSR (circuit 107), so that none of the signals on the interface 
may be considered valid. (See the paragraph "equipment readiness" in 
section 4.3.3). After the DCE has been connected to line, handshaking 
beings across the interface. Once circuits DTR and DSR (108/~ and 
107) are both ON, either side of the interface m~y continue the hand-
shaking. If the DTE wishes to 0 transmit data, it switches RTS ON and 
waits for the DCE to respond with the ON condition o~ CTS before trans-
mitting data~ If the DCE wishes to transmit data, it signals.the ON 
condition on CD and is then free to transmit. Figure 10 shows line 
turnaround during data transfer when half duplex transmission is used. 
(See the paragraph "direction of transmission" in section 4.3.3). 
0 
Figure 11 shows how.call clearing is achieved on the switched service. 
At any stage aft~r the DCE has been connected to line and the signals 
DTR and DSR are ON the DTE may initiate a clearing sequence by signalling 
·OFF on DTR. The DCE responds by signalling OFF on DSR, indicating that 
it is now disconnected from the line. On the switched service, exit from 
the data transfer phase is always via this clearing sequence. 
4.3.4.2 DEDICATED LINES 
figure 12 shows the phases a V.24 interface goes through when used with 











should always be ON while the DTE is powered up. As the DCE is 
permanently connected to line.circuit DSR (107) should also always be 
ON in response to DTR. 
Further handshaking is similar to the switched service, except that 
there is no call clearing sequence. Exit from the data transfer phase 
is either by the DCE signalling OFF on CD, or by the DTE signalling 
OFF on RTS. 
4.4 CCITT RECOMMENDATION X.21 BIS (19) 
CCITT recommendation X.21 bis is intended as an interim measure to 
facilitate smooth introduction of public data networks on which the 
X.21 interface is to be made available. 
To fulfil this purpose, it describes a V.24 interface which differs 
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from table 4.3 only in that the test circuits (140, 141 and 142; see 
section 4.3.3) are included in the interface to be used with dedicated 
lines. In addition, the ring indicator is included in the switched 
service interface. Where it is desired to use automatic calling and 
answering equipment, the implementation of a V.25 interface in conjunction 
with the X.21 bis interface is ·described. 
X.21 bis claims to conform to V.24 and appropriate modem recommendations 
in its implementation of the V.24 circuits utilised, so that its operation 
corresponds to the V.24 interface described in this chapter. Duplex 
working is assumed, with half duplex operation being treated as a special 
case. 











The X.21 bis interface only operates in the physical layer of the OSI 
model, depending on automatic calling/answering equipment ~ith a V.25 
interface, or on manual operation to realise the network layer •. · 
.· ·~ ;. 
. - ' . 













5. TRANSLATING BETWEEN X.21 AND V. 24 
5.1 OVERVIEW 
5.1.1 X.21 DTE TO V.24 DCE TRANSLATION 
As the V.24 interface only covers the.physical layer, V.24 DCEs cannot 
provide the network laye~ functions required during the call control 
phase of the X.21 switched service. If these network layer functions 
are required, they may be provided in either of the following two ways: 
i) ~utomatic calling and answering equipment with a V.25 interface 
may be used; or 
ii) one may use manual operation for call control, as is done with 
the present dial-up system over the telephone network~ 
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The first possibility, requiring X.21 to V.25 conversion for call control 
and X.21 to V.24 conversion for data transfer, is discarded because 
the V.25 interface is not supported in this country. 
The second possibility may be used with relative ease by configuring 
the X.21 DTE to operate on a dedicated line, in accordance with the 
state diagram of figure 6 •. Translation between the X.21 and V.24 
interfaces may then be done using an interface adaptor consisting of 
simple logical connections between the two interfaces. 
The implementation of dedicated circuit services is straightforward, 
requiring only the above adaptor. 
X.21 features such as direct calling, call progress signals or other 
DCE provided information will not be available to the X.21 DTE, as these 
are essentially features of the data networks which support the X.21 
interface. It is assumed that where it is required to interface a X.21 














5.1.2 V.24 DTE TO X~21 DCE TRANSLATION 
V.24 DTEs cannot operate within the network layer to interact with 
X.21 DCEs, as required during call control on the X.21 switched servicie. 
The translation process must therefore provide the X.21 DCE with 
network layer information such as selection signals; and be capable 
of interpreting and processing DCE provided information. 
This leads to a microprocessor-based device performing the necessary 
translation, as in figure 13. This translator appears as a V.24 
DCE to the terminal, and as a X.21DTE to the network. It also 
requires an operator interface consisting of a keypad and display, 
to allow an operator to initiate X.21 call control procedures as 
required. 
Hardware and software for a preliminary model of such a translator, 
de·Jeloped on an evaluation system, are described later in this chapter. 
Where the V.24 DTE requires only dedicated line facilities on the 
X.21 network, translation may be done using an adaptor consisting of 
logical connections between the two interfaces. This adaptor operates 
on the physical level only, as the X.21 protocol for dedicated lines 












5.2 X.21 DTE TO V.24 DCE TRANSLATION 
As has been stated in section 5.1.1, the translation between a X.21 
DTE and V.24 DCE may be based on an interface adaptot which expects 
' . 
the DTE to be configured for use on a dedicated circuit, according to 
the state diagram of figure 6. Subject to the constraints outlined 
below, such a circuit may be either full or half duplex. Where the 
V.24 DCE is not connected to a dedicated circuit, dial up facilities 
are assumed to establish the circuit between end-users. The adaptor 
operates within the physical layer only, as network and link layer 
functions are .not required. 
The state diagram of figure 6 shows a X.21 interface which may be 
used.either for full or half duplex transmission. If state 13, DATA 
TRANSFER, is never entered, half duplex transmission is being used. 
This differs from the half duplex transmission normally associated 
with a V.24 interface, in that figure 6 assumes the use of a standard 
X.21 four-wire circuit across the network, supporting full duplex 
transmission across the DTE/DCE interface. The transition from SEND 
DATA to RECEIVE DATA (states 13S and 13R) may therefore be comparatively 
fast, because no allowance needs to be made for the time taken by 
line turn--around across the network, as must be done with the two-wire 
circuits commonly used with V.24 half duplex interfaces. 
figure 14 shows an interface adaptor which takes account of the above 
factors. When full duplex (four-wire) transmission is used, this 
adaptor implements the main state diagram of figure 6- exactly. When half 
duplex transmission is used, the adaptor signals DCE NOT READY to the 
X.21 terminal during line turn-around, after which it proceeds as normal. 
for those cases when line turn-around is effectively instantaneous (as 











and RTS is looped back to CTS in the V.24 DCE) the adaptor does not 
generate the DCE NOT READY condition. 
The adaptor of figure 14 was designed by taking the definitive state 
diagram of figure 6 and identifying V.24 conditions equivalent to the 
X.21 states. This information was consolidated in truth tables in 
terms of inputs and outputs. Boolean expressions for the outputs were 
then derived and translated.into the combinational logic circuit of 
figure 14. 
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Table 5.1 (below) gives the X.21 states described by figure 6 and the 
equivalent V .. 24 conditions. The eventuality of the X.21 DTE signalling 
UNCONTROLLED NOT READY (as it would when powered down) has also been 
included in the table, as has the case of line turn-around. The latter 
case arises while waiting for CTS to respond to RTS on the V.24 interface, 
while line turn-around is being accomplished with half duple~ transmission. 
It was decided that during this period the DCE signal on the X.21 
interface should be NOT READY. The X.21 state diagram of figure 6, 
indicates that this is a valid procedure and that the X.21 DTE condition 
remains consta t while the DCE signals R, I = 0, OFF. When CTS goes ON, 
R must go from 0 to 1 so that the interfaces revert to the condition 
shown in the second line of table 5.1 (state 13S : SEND DATA). 
Should the X.21 DTE signal UNCONTROLLED NOT READY, this will be translated 
as DTR OFF on the V.24 interface. Where dial-up facilities have been 
used to establish a circuit across the network from the local interface, 
this signal will result in the DCE releasing the call and responding 












X.21 INTERFACE V.24 INTERFACE 
x. 21 STATE T c R I TXD RTS DTR RXD CD CTS DSR 
1: READY 1 OFF 1 OFF 1 OFF ON 1 OFF OFF ON 
13S: SEND DATA D ON 1 OFF D 'ON ON 1 OFF ON ON 
13R: RECEIVE DATA 1 OFF D ON 1 OFF ON D ON OFF ON 
13: DATA 
TRANSFER D ON D ON D ON ON D ON ON ON 
DCE NOT READY - - 0 OFF - - - x x x OFF 
DTE UNC. NOT 
READY 0 OFF - - x x OFF - - - -
rr'URN-AROUND D ON 0 OFF D ON ON 1 OFF OFF ON 
TABLE 5.1 X.21/V.24 EQUIVALENT STATES 
The information of table 5.1 may be used to draw up truth tables in terms 
of inputs and outputs from which the boolean expressions required for 
the adaptor may be derived. The outputs may be divided into two groups. 
The first consists of V.24 outputs TXD, RTS and DTR, caused by X.21 inputs 
T and C. The second group consists of X.21 outputs R and I and is caused 
by V.24 inputs RXD, CD, CTS and DSR and the V.24 signal RTS, an output from 
the first group. Inspection of table 5.1 shows that the expression 
RTS = C is always valid, so that the second group of outputs may be 
said to be caused by V.24 inputs RXD, CD, CTS and DSR and the X.21 input 
C. (This is a slightly more elegant statement than the first). Tables 
5.2 (a) and 5.2 (b) are based on the above : table 5.2 (a) refers to the 













X.21 STATE T c TXD RTS DTR 
. 
1: READY 1 OFF 1 OFF ON 
13S: SEND DATA D ON D ON ON 
13R: RECEIVE DATA 1 OFF 1 OFF ON 
13: DATA TRANSFER D ON D ON ON 
DCE NOT READY .,... - - - -
DTE UNC. NOT READY 0 . OFF x x OFF 
TURN-AROUND D ON D ON ON 
TABLE 5.2 (a) 
INPUTS OUTPUTS 
X.21 STATE c RXD CD CTS DSR R I 
1: READY OFF 1 OFF OFF ON 1 OFF 
13S: SEI'-.1) DATA ON 1 OFF ON ON 1 OFF 
13R:RECEIVE DATA OFF D ON OFF ON D ON 
13:DATA TRANSFER ON D ON ON ON D ON 
DCE NOT READY x x x x OFF 0 OFF 
DTE UNC NOT READY - - - - - - -
TURN-AROUND ON 1 OFF OFF ON 0 OFF 












tx. 21 STATE T c TXD RTS DTR 
1 :READY 1 1 1 1 0 
13S: SEND DATA D 0 D 0 0 
13R:RECEIVE DATA 1 1 1 1 0 
13:DATA TRANSFER D 0 D 0 0 
bCE NOT READY - - - - -
DTE UNC. NOT READY 0 1 x x 1 




X.21 STATE c RXD CD CTS DSR R I 
' 1 :READY 1 1 1 1 0 1 1 
13S: SEND DATA 0 1 1 0 0 1 1 
13R:RECEIVE DATA 1 D 0 1 0 D 0 
13:DATA TRANSFER 0 D 0 0 0 D 0 
DCE NOT READY x x x x 1 0 1 
DTE UNC.NOT READY - - - - - - -
TURN-AROUND 0 1 1 1 0 0 1 
TABLE 5.3 (b) 











Tables 5.3 (a) and (b) contain the same information as tables 5.2 (a) 
and (b), but in the form used to derive the boolean expressions on which 
figure 14 is based. These expressions (in their simplest form) are 
as follows:-










table 5.3 (b) 
T + ~ 
R = DSR.RXD. ( CTS + C + CTS.C); and 
I = RXD.CD.CTS.DS'R + DSR 
Combining the above five expressions gives rise to the circuit of 
figure 14. The V.24 signal TSET may be directly connected to the X.21 
signal S (after matching electrical characteristics) to provide timing 












5.3 V.24 DTE TO x~tl DCE TRANSLATION 
. 5.3.1 METHOD 
Interface translation between a V.24 DTE and a X.21 DCE falls into 
two classes, depending on whether dedicated circuits or switched 
circuits are used. With dedicated circuits, the X.21 interface always 
operates within the physical layer and translation between V.24 and 
X.21 is straightforward. An interface adaptor consisting of logical 
connections may be used and is described later in this chapter. 
Translation between V.24 and X.21 for the X.21 switched service is 
more complex becau~e the translation process must interact with 
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the X.21 DCE on the network layer. This leads to the translator outlined 
in section 5.1.2, which was developed on an evaluation system. The 
system console was used as operator interface, allowing X.21 selection 
signals to be generated and DCE provided information to be displayed. 
Hardware was built to allow the evaluation system access to t'.1c V.24 
and X.21 interfaces. Software wa~ developed to implement the translation 
process. 
The possibility of direct DTE/translator communication (eliminating 
the operator/translator interface) initially appeared attractive. 
However, this would have required the translator to be compatible 
with a multitude of higher level protocols (such as SDLC, BSC, HDLC, 
. BDLC, etc) to make it suitable for general application. 













The V.24 interface between the translator and DTE was implemented 
by using the same interface signals as would be used on a V.24 DTE/ 
DCE interface for a dedicated circuit. This was done because the idle 
condition on such an interface has the DTE si~nalling DTR ON with 
the DCE response of DSR ON. This condition corresponds to the X.21 
READY state (X.21 state l) where both sides of the X.21 interface 
signal READY. Apart from this advantage, using the dedicated circuit 
interface allows the translator to implement automatic call answering. 
Software was written to make the translator appear as a V.24 DCE 
to the terminal. 
Whereas the V.24 interface operates within the physical layer only, 
the X.21 interface covers the physical,link and network layers. The 
X.21 interface was implemented by writing software to make the 
translator appear as a X.21 terminal to the X.21 network. The network 
anr. link layer functions required by the X.21 interface were provided 
by the translator itself, in conjunction with the operator interface. 
The software developed for the translator results in the following 
process taking place. During the X.21 quiescent phase, which falls 
within the physical layer, conditions on the V.24 interface are 
translated to equivalent conditions on the X.21 interface, and vice versa. 
During the X.21 call control phase, which incorporates link and network 
layer features, the translator interacts with the operator when 
necessary, via the system console, to implement X.21 procedures such 
as generating selection signals. 
When the data transfer phase is reached, logical connections are 











as X.21 circuit R and V.24 circuit RXD (104). Link and network 
layer features fall away while data transfer between the V.24 DTE 
and X.21 DCE takes place. The translator monitors the interfaces 
and implements line turn-around when required for half duplex V.24 
equipment. When necessary, the translator carries out X.21 call 
clearing procedures and brings the interfaces back to the quiescent 
phase. 
The major software task is the implementation of the X.21 interface. 
The V.24 interface is straightforward to implement. figure 15 shows 
the translator and the two interfaces in terms of the OSI model. 
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When deciding on the actual software structure, two popular approaches 
to implementing interfaces defined by state diagrams are encountered. 
The first approach involves tabulating all the valid interstate 
transitions and writing corresponding routines to cope with each 
transition. The interface is monitored to determine the current state. 
When a transition between states is detected, it is identified by 
comparing it to the entries in the transition table. The appropriate 
transition routine is then executed. This approach is best suited to 
situations where the next state is likely to be any one of a number 
of possibl0 states. for instance, if the interface is in the X.21 
READY state, the next state could be any one of six possibilities 
(states 14, 18, 24, 2, 8 or 15 of figures 2(b) and 3). The likelyhood 
of any one of these states occurring rather than another, varies 
according to factors outside the designer's control. (Such factors 
include the volume of traffic across the interface, the reliability of 
the DTE and DCE, and the amount of time the DTE is used offline). 
This situation is conveniently handled with the Pascal construct case 












case next state of 
·state 14: ......... 
state 18: ......... 
state 24: ......... 
state 2: ••••••••• 
state 8: ••••••••• ; 
state 15: .......... 
end 
The second approach is best suited to situations where it is known 
with a reasonable degree of certainty what the next state is going to be. 
When a transition to a new state is detected, the new state is compared 
to the expected one and appropriate action is taken. This action will 
involve the execution either of the appropriate transition routine, 
or of an error routine. As an example, if the current state is the 
X.21 CALL REQUEST STATE (state 2 of figure 3), the next expected 
stHte is PROCEED TO SELECT. If the DCE does not respond with this 
signal within a predetermined time, the X.21 DTE must execute an 
error routine after the CALL REQUEST state, rather than generating 
selection signals. 
As suggested by the above examples, both approaches have been used in 
writing software for the translator. The X.21 quiescent phase of 
figure 2(b) (which falls within the physical layer), is best handled 
using the first approach, while the call control phase of figures 3 and 
4 is best handled by the second. 
Generating software which implements the X.21 state diagrams accurately 
may be done using an approach suggested by West and Zafiropulo (15). 
The X.21 state diagrams used to define the protocol are split into two 
sections, one for the DTE and one for the DCE. These sections now define 












The signals defining each finite state machine are grouped into inputs 
and outputs~ The f SM behaviour is then described in terms of sending 
its outputs and receiving its inputs. Figure 16 shows how the DTE 
behaviour is derived during the X.21 quiescent phase. The writing 
next to each transition in this figure denotes the action which must 
be taken by the DTE for the interface to behave according to the X.21 
definition. The letters S and R denote send and receive (output and 
input) sets for the DTE, referring to the signals on (T,C) and (R,I) 
respectively. Figure 17 shows the behaviour of the X.21 DTE, during the 
quiescent and call establishment phases, and is used in writing translator 
software. 
It is a fairly straightforward exercise to.generate software from 
the above diagrams, provided that a block structured language such as 
Pascal is used. 
During the X.21 call control phase, the X.21 network sees the translator 
as a sequential logic system with each state influencing the next, as it 
emulates a X.21 DTE. This is the translator's only task during the call 
control phase, the V.24 interface being held static pending call 
establishment. It is therefore necessary to treat the translator as a 
finite state machine, with its inputs and outputs grouped separately. 
This makes it easy to implement the X.21 interface using the send and 
receive pairs mentioned earlier. 
During the quiescent phase there is a one to one mapping between X.21 
and V.24 states, as only physical layer procedures are involved. The 
problem of translating between the X.21 and V.24 interfaces could be 
solved by using combinational logic implemented either in software or 
I 
hardware. Alternatively, the FSM approach used for the call control 











result in the translator's input and output sets being composed of 
elements from both interfaces. The hardware configuration decided on 
for the translator, described in section 5.3.4.1, favours the adoption 
of the FSM approach. This has proved convenient to implement, as the 
translator's entire operation is covered by the realisation of one 
FSM. 
The state machine approach to quiescent phase translation results in 
the state diagram of figure 18, where the translator is defined as 
a FSM with: 
input set : 
output set: 
IS = (TXDi RTS, DTR, R,I); and 
OS= (RXD, CD, CTS, DSR, T, C) 
Figure 18 shows the set of possible states with legitimate inter-state 
transitions for translation during the quiescent phase. 
During the x.21 call control phase, the V.24 interface remains static 
(DTR and DSR both at binary 1) until data transfer. The X.21 state 
diagrams of figure 17 describe translator behaviour during the call 












5.3.2 AREAS REQUIRING CAUTION 
5.3.2.1 COLLISIONS 
West and Zafiropulo's work on automated validation of the X.21 
protocol (15} reveals a number of interesting facts about collisions 
on the interface. Although their work was based on the 1976 revision 
of X.21 and the weaknesses they discovered have largely been attended 
to in the 1980 version, many of the points they raise are still 
relevant to the design of X.21 equipment. Some of these are 
mentioned below. 
i) The state diagrams derived for a X.21 DTE or DCE by using send 
and receive pairs should consist of the same states and 
transitions as the definitive diagram from which they were derived. 
This was found to allow an undesirable transition in the DTE 
state diagram, namely that from INCOMING CALL. (state 8 of figure 3) 
to CALL COLLISION (state 15). This transition implies that the 
DTE may signal a call request after receiving the DCE signal 
INCOMING CALL. This is obviously not the intention of the X.21 
protocol designers, as is mentioned in the 1980 revision of X.21. 
For this reason the transition in question does not appear in 
figure 17. The X.21 recommendation still has grey areas in this 
regard, as it contains a table of valid DTE interstate transitions 
which permits the transition from state 8 to state 15. When 
reading the state diagra~ of figure 3 (which forms the formal 
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definition of the X.21 call control phase) it is by no means obvious 
that the transition in question is usually illegal. 
~ 
(The difficulty in defining this particular area of X.21 arises from the 
use of the interface machine as a conceptual tool. Danthine (9) notes 
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procedures. Half duplex in this context means that actions on either 
side of th~ X.21 interface must follow on each other in two-way alternate 
action-reaction sequences. Collisions are an obvious contravention 
of this rule, in that both sides of the inteiface act simultaneously. 
The interface machine concept is not suitable for defining the 
behaviour of the interface under these conditions. West and Zafiropulo's 
suggestion of defining X.21 in terms of separate DTE and DCE state 
diagrams makes good sense in this context}. 
li) Other possible collisions occur when the DTE makes a transition 
from the READY state to UNCONTROLLED NOT READY simultaneously 
with the DCE signalling INCOMING CALL, or when the DCE makes a 
transition from READY to NOT READY simultaneously with a DTE 
CALL REQUEST. In both cases the transition to NOT READY will be 
misinterpreted as intention to clear the call, and a clearing 
sequence will be initiated. In the latter case the DTE will 
respond with CLEAR CONFIRMATION and wait for the DCE to respond 
with READY, which it is unlikely to do. This deadlock should be 
satisfactorily-resolved by the expiration of DTE time-limit T6, 
which results in the DTE considering the DCE ~s NOT READY. None-
theless, a sequence of events forming part of the normal operation 
of the X.21 interface can result in an error condition. This 
possibility could be relevant to DTE design. 
iii) Another collision which has potential for causing confusion 
occurs when the DCE gives a valid response to DTE signals 
simultaneously with the DTE signalling CLEAR REQUEST. The DCE 
response would then arrive at the DTE before the OCE CLEAR 
CONFIRMATION. This eventually could be said to be covered 
/ 
by the (X,X) condition of (r,i) during state 16, but it may 











of (r, i). Problems in.this respect may be avoided by ensuring 
that the DTE only responds to the (O,OFF) condition of (r, i). 
5.3.2.2 MISCELLANEOUS FACTORS 
Various other factors requiring careful treatment may be gleaned 
from the X.21 text. 
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i) The DCE is permitted to insert SYN 
DCE PROVIDED INFORMATION characters. 
characters at random between 
This should not interfere 
with whatever processing the DTE does to DCE provided information. 
ii) Some areas of X.21 are left as matters of national option. These 
include the number of automatic retries permitted per call and the 
minimum delay permitted between such retries. 
iii) Future extensions to X.21 ~ight well include the use of additional 
IA5 characters, new transitions between states or additional states. 
This should be borne in mind while designing the DTE. 
5.3.2.3 ERROR RECOVERY 
So far it has been assumed that the DCE operates without making any 
errors, according to the X.21 protocol. Any realistic DTE implementation 
should however take into account the possibility of DCE malfunctions 
and take adequate precautionary measures where justified. Some of 
the possible error conditions which might conceivably occur are: 
i) the DTE receiving characters other than''+" or''BEL'' in these 
character streams during states 3 or 8; 
ii) circuit I going ON at some stage during the call control phase 











iii) DCE provided information being received with format violations. 
Any of the following alternatives may be decided on as an adequate 
precautionary measure: 
i) · the DTE may ignore the error and rely on the appropriate time-
limit to expire and resolve the situation; 
ii) the DTE may initiate a clear and retry sequence; or 
iii) where appropriate, the DTE may initiate a clearing sequence 
and then wait until the DCE interface recovers from its error 
condition before initiating another call. 
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(For the purpose of implementing a preliminary model of the translator, 
it was decided to rely on the DTE time-limits to resolve possible 
error conditions. This would aid in gaining a deeper understanding 
of the protocol as it would sho~ ~hether or not the time-limits 
adequately catered for failures on the interface). 
One possible error which is not taken into account by any of the DTE 
time-limits is also mentioned by Yanoschak. In state B, DCE INCOMING 
CALL, the DCE could conceivably transmit a continuous string of "SYN" 
characters without following these by "BEL". This would effectively 
hang up the interface without starting any timers to resolve the 
deadlock. This condition could be catered for by including an extra 
DTE time-limit with an appropriate error message on its expiration 
to be started on receipt of a DCE "SYN" character, and stopped on 













5.3.3.1 PHYSICAL LAYER 
The physical layer design of the translator is outlined here in terms 
of mechanical, electrical, functional and procedural characteristics 
to maintain compatibility with the physical layer descriptions of the 
X.21 and V.24 protocols in sections 3.3 and 4.3 respectively. 
Mechanical Characteristics 
The translator's V.24 mechanical interface consists of a 25-pin D-
type connector with female contacts, as the translator is a DCE 
to the V.24 terminal. 
The X.21 mechanical interface consists of a 15-pin D-type connector 
with male contacts, as the translator is a DTE to the X.21 DCE. 
Electrical Characteristics 
The V.24 electrical characteristics conform to the V.28 recommendation 
(unbalanced double-current interchange circuits), while the X.21 
electrical characteristics conform to X.27 (balanced double-current 
interchange circuits). 
The bit rates are determined by the clock signal generated by the 
X.21 interface and may vary from 1 200 bits/sec to 9 600 bits/sec. 
Functional Characteristics 
The V.24 interface generates the DCE signals RXD, CD, CTS, DSR, TSET 












The X.21 interface generates the DTE signals T and C and responds 
to the DCE signals R, I and S. (See table 3.3). 
Figure 19, giving the relationship between X.21 and V.24 timing 
information,shows that X.21 circuit S may be used to generate V.24 
timing information. In the translator, the V.24 timing signals 
TSET and RSET are generated by making a logical connection from S. 
X~21 circuit G corresponds to the V.24 circuit signal ground 
(circuit 102). These two circuits should be directly connected. 
Procedural Characteristics 
The procedural aspects of translation on the physical level cover 
the following areas: 
the X.21 quiescent phase, which fulfills similar functions to 
the procedural aspects of V.24; 
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the data transfer phase, during which X.21 link and network layer 
aspects fall away; 
the X.21 call clearing phase, which involves handshaking across 
the DTE/DCE interface on the physical level; and 
the implementation of dedicated circuit interfaces,which only 
operate on the physical level. 
These four areas are covered below. 
i) THE X.21 QUIESCENT PHASE 
During this phase, signals on the V.24 interface are converted to 
equivalent conditions on the X.21 interface and vice versa. The V.24 
signals DTR ON and DTR OFF are translated as X.21 conditions DTE READY 
and DTE UNCONTROLLED NOT READY respectively. The X.21 conditions 
DCE READY and DCE NOT READY are translated as ON and OFF conditions 











The X.21 condition DTE CONTROLLED NOT READY has no equivalent on the 
V.24 interface and \!Jill therefore never be initiated by the V.24 DTE. 
The translator generates this condition ho\!Jever, \!Jhile it is receiving 
selection signals from the operator console. 
Applying the above conditions ~llO\JJS the translator's x.21 interface 
to operate according to the state diagram of figure 2(b) during the 
X.21 quiescent phase. 
The translator's operation is summarised in figure 18, \!Jhich \!Jas used 
to \!Jrite the quiescent phase translation soft\!Jare. This figure 
represents the translator as a FSM, \!Jith 
I 
input set: IS= (TXD, RTS, DTR, R, I); .and 
output set: OS= (RXD, CD, CTS, DSR, T, C) 
The translator's main soft\llare task during the X.21 quiescent phase 
is to monitor its inputs and generate appropriate output conditions. 
The translator's operation during the quiescent phase is summarised 












X.21 NETWORK TRANSLATOR 
X.21 DCE X.21 DTE V .24 DCE 
RXD CD CTS DSR 
.. 
READY READY 1 OFF OFF ON 
NOT READY READY 1 OFF OFF OFF 
READY UNCONTROLLED NOT 1 OFF I OFF ON 
READY 
NOT READY UNCONTROLLED NOT 1 OFF OFF OFF 
READY 
READY CONTROLLED NOT 1 OFF OFF ON 
READY 
NOT READY CONTROLLED NOT 1 OFF OFF OFF 
READY 
TABLE 5. 4 QUIESCENT PHASE TRANSLATION 
V.24 TERMINAL 































ii) THE DATA TRANSFER PHASE 
During the X.21 call control phase, the V.24 interface is held idle, 
with the translator generating OFF conditions on circuits CTS and CD. 
Circuit DSR .should be ON in response to DTR. 
Once the data transfer phase is reached, the network and link layer 
aspects of X.21 fall away and only a physical level interface exists 
between DTE and DCE. During data transfer therefore, the translator 
only operates within the physical layer. For full duplex transmission, 
ON conditions are signalled on V.24 circuits CD and CTS, while a logical 
connection is established between X.21 circuit Rand V.24 circuit RA'D, 
as well as V.24 circuit TXD and X.21 circuit T. The translator holds 
X.21 circuit C in the ON condition. 
With half duplex transmission, the same connections between TXD and T 
and RXD and R are made. "Line turn-around" is achieved by s'.vitching 
CTS ON and OFF in response to RTS. CD is always given the opposite 
condition to CTS. This assumes that the remote terminal also operates 
in half duplex mode, so that although the translator's X.21 interface 
remains full duplex, data will never be travelling across the network 
in both directions at once. This solution avoids problems due to the 
loosely defined areas of X.21 mentioned in section 3.5.2.2. 
iii) CALL CLEARING 
The translator continuously monitors the X.21 interface, looking for a 
DCE CLEAR INDICATION. When this occurs, the translator disconnects circuit 
TXD from T and R from RXD, and puts OFF conditions on V.24 circuits 
CTS and CD. DSR is set to either ON or OFF depending on the condition 
of DTR, and the X.21 interface is moved through the call clearing procedure 












A similar sequence of actions is followed when the operator initiates 
a DTE CLEAR REQUEST on the X.21 interface via his console, or if the 
V.24 signal DTR goes OFF as would happen if the DTE were powered down, 
or under certain fault conditions. 
iv) DEDICATED CIRCUITS 
When only a dedicated circuit is required by a V.24 terminal on a X.21 
network, the X.21 interface is constrained to functioning as in figure 6, 
and only operates in the physical layer. Because the V.24 interface 
also only operates in the physical l~yer, an interface adaptor similar 
to the one developed in section 5.2 may be used. The equivalence 
between X.21 and V.24 states shown in table 5.1 is also valid for this 
adaptor, and may be used to draw up truth tables from which the 
circuit for the adaptor can be derived. Table 5.5, below, is based 
. on table 5.1 and shows the relationship between the X.21 and V.24 
interfaces. This is a simpler case than the one in section 5.2, 
in that no allowance need be made for the time taken by line turn-
around with half duplex working, as the X.21 interface is associated 
with a full duplex circuit. The V.24 circuit RTS may be looped back 
to CTS inside the adaptor to give the necessary response to 
the V.24 terminal, so that the expression CTS = RTS holds true. 
INPUTS OUTPUTS 
X.21 STATE TXD RTS DTR T c 
1 : READY 1 1 0 1 1 
13S: SEND DATA D 0 0 D 0 
13R: RECEIVE DATA 1 1 0 1 1 
13: DATA TRANSFER D 0 0 D 0 
DCE NOT READY - - - - -
DTE UNC. NOT READY x x 1 0 1 











) '~ .. 
INPUTS OUTPUTS 
X.21 STATE R I RXD CD DSR 
1: READY 1 1 1 1 0 
135: SENTI DATA 1 1 1 1 0 
13R: RECEIVE DATA D o· D 0 0 
13: DATA TRANSFER D 0 D 0 0 
IDCE NOT READY 0 1 x x 1 
!DTE UNC. NOT READY - - - - -
TABLE 5.5 (b) 
NOTE 1) CTS = RTS 
2) ON = 0 and OFF = 1 for control circuits. 
Tables 5.5 (a) and (b) produce the following boolean expressions: 
T TXD.DTR 
c = RTS. DTR + DTR 
RXD = R 
CD = I 
DSR = R.I 
Combining these expressions results in the circuit of figure 20 
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5~3.3.2 LINK LAYER 
The V.24 interface being a physical layer int~rface only is not involved 
in link layer procedures. The link layer is based on synchronous 
data transmission across the X. 21 interface, ·using seven-bit IAS 
characters. An eighth bit is used as a parity bit to allow error 
checking. Odd parity is supported. 
The link layer comes into effect during the X.21 states PROCEED TO 
SELECT and INCOMING CALL (states 3 and 8 of figure 3), both of which 
herald the start of DCE involvement in the call control phase. The 
X.21 protocol requires the DCE to preceed the IAS characters "+" 
and "BEL" in states 3 and 8 of figure 3 with a minimum of two 
synchronisation characters. The IA5 character ''SYN!' is used. Further 
character transmission from both sides of the interface should fall 
within the character boundaries indicated by the DCE. 
Whereas some administrations allow character synchronisation between 
DTE and DCE to be based on the X.21 circuit B (see section 3.3.3), 
this is not mandatory with X.21 and is therefore not used in the 
translator. 
The transl8tor hardware has been designed so that it can be programmed 
to support the X.21 link layer features outlined above. 
5.3.3.3 NEHJORK LAYER IMPLEMENTATION 
Exit from the quiescent phase on the X.21 interface is to the call 
control phase via the READY state, and may be due to either an 
incoming call or an operator (DTE) call request. Return to the quiescent 











For the duration of the call control phase, the DTE time-limits 
of Appendix E are in operation. Appropriate action is taken on their 
expiry. 
Call Request 
From the time a call request is initiated until the X.21 interface 
reaches state 12, READY FOR DATA, the V.24 interface is kept inactive 
by translator signals DSR ON and CTS and CD OFF. 
A call request may. be initiated via the operator interface, and should 
be preceded by interaction with the operator to obtain the selection 
signals required during X.21 state 4. (During the course of this 
interaction in the quiescent phase, the translator presents the DCE 
with the DTE CONTROLLED NOT READY signal). The translator indicates 
CALL REQUEST by signalling (t, c = O,ON) and waits for the DCE to 
respond \!Ii th ( r, 1. = +, OFF). (The '' +" transmission will be preceded 
by at least two "SYN" characters, \!lhich will be used by the translator 
on the link layer to get " n step" with DCE characters). The translator 
now responds with the selection signals of state 4, which are preceded 
by synchronisation characters. If the operator has specified direct 
calling, state 4 is bypassed and the translator signals DTE WAITING 
(1, ON). The translator now waits for the DCE to signal READY FOR 
DATA (1, ON). All relevant DCE provided information which may precede 
this state is displayed on the operator console. When required to, the 
translator will take appropriate action (such as clearing a call) on 
receiving call progress signals. 
Incoming Call 
The translator detects the "SYN" characters preceding the DCE signal 
INCOMING CALL (BEL, OFF) and then waits until it detects "BEL" before 












FOR DATA (1, ON), while displaying all relevant DCE provided 
information. on the console. As before, the translator will take 
appropriate action on receiving call progress signals. 
Until the translator detects the READY FOR DATA signal, it signals 
DSR ON, CTS and CD OFF to the V.24 DTE. 
The events initiated by either a call request or an incoming call 
usually result in the data transfer phase, during which the link and 
network layer aspects of X.21 fall away. The data transfer phase is 
not entered if call progress signals indicate that clearing should 
take place, or if call clearing follows in the normal course of 
events, such as when the DCE initiates an incoming call to provide 
charge advice. 
At any stage during the call control phase, the interf~ce may be 
returned to the quiescent phase by entering the call clearing procedure 
described in section 5.3.3.1 (iii). 
5.3.4 THE PRELIMINARY MODEL 
5.3.4.1 HARDWARE 
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The hardware developed for the preliminary model consists of a wire-
wrapped card which is connected to the motherboard of the SABUS computer 
used as an evaluation system. The circuitry is shown in block diagram 
form in figure 21. The hardware presents a DCE interface to the V.24 
DTE and a X.21 DTE interface to the DCE. The main hardware components 
are two parallel ports, a USRT (universal synchronous receiver/transmitter) 
and two timers. These devices are addressed from the system address 
bus after address decoding has been done. Some miscellaneous hardware 
devices (such as multiplexors) are used to implement functions specific 












implement the electrical characteristics specified for the two inter-
faces. 
Parallel Ports 
, These ports, one for input and one for output, are used to detect 
and present conditions on the two interfaces simultaneously. The ports 
convey this information to and from the system data bus. The output 
port. is clocked using the X.21 signal S, so that changes on circuits 
T and C occur on bit boundaries as specified by the X.21 recommendation. 
Bits 6 and 5 of the output port are used to control a 4-line to 1-line 
multiplexor. This multiplexor presents one out of four input signals 
' 
on X.21 circuit T, depending on the condition of its two control 
inputs. The four multiplexor inputs are the USRT transmitter data 
output, the V.24 signal TXD, ·an altern te sequence of ones and zeros 
(obtained by halving the frequency of S), and bit 4 of the output port, 
which may be either logic one or zero and is set under programme control. 
Bit 3 of the output port is used to generate the condition on X.21 
circuit C. 
Bits 2,1 and 0 of the output port are used to generate the conditions 
on V.24 circuits CD, CTS and DSR respectively. The condition of CD is 
also used to control a 2-line to I-line multiplexor which has as its 
output the V.24 circuit RXD. The two inputs are the X.21 circuit R 
and a steady binary 1. (V.24 states that RXD should be at binary l while 
CD is OFF). 
Bits 3 to 0 of the parallel input port are used to sample X.21 circuits 











Universal Synchronous Receiver Transmitter 
The USRT is also clocked by the X.21 signal s. It receives data from 
X.21 circuit R, presenting it to the data bus, and transmits data from 
th~ data bus to the 4-line to 1-line multiplexor for presentation on 
X.21 circuit T. The USRT is used for link level functions such as 
detecting and generating synchronisation characters and detecting 
parity errors in received data. It also generates a parity bit on data 
transmitted to the DCE. 
Timers 
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T\!/o timers are used. The first is used in conjunction with the "clear 
detector" of figure 21 to detect a valid DCE CLEAR INDICATION on X.21 
circuits R and I. The second is used for ~he implementation of the X.21 
time-limits of Appendix E. The counters produce an output after counting 
a value previously loaded from the system data bus down to zero. These 
outputs are tied to two of the evaluation system's CPU interrupt lines. 
The Clear Detector 
The criterion for a valid DCE CLEAR INDICATION is that it should last 
for a minimum of 16 bit-periods and its duration should be at least 
10 mSec. Over the translator's operational range (1 200 b/sec, 2 400 
b/sec, 4 800 b/sec and 9 600 b/sec), the 16-bit period lasts from 13,3 m 
Sec to 1,7 m Sec. It is only at 1 200 b/sec that the 16-bit period 
exceeds the 10 m Sec criterion which would apply when detecting a valid DCE 
CLEAR INDICATION. On the preliminary model it was found convenient to 
apply a single criterion of 15 mSec before accepting a DCE CLEAR 
INDICATION as valid. This is a~ arbitrary value chosen to satisfy all 
bitrates in the translator's operational range. As X.21 only specifies 
a lower limit of 10 mSec and no upper limit, the 15 mSec period is not 












The clear detector detects·the (O,OFF) condition on X.21 circuits Rand I 
and starts a downcount on timer TA, which has been pre-loaded with a value 
corresponding to 15 mSec. Should the (O,OFF) condition change before 
the 15 mSec period expires, the down-count stops and the timer reverts 
to its original count value without CPU intervention. If terminal 
count is reached, timer TA generates an interrupt which is serviced 
by the system's CPU. 
As a DCE CLEAR INDICATION may occur at any stage outside the X.21 
quiescent phase and must last for a set time-limit, it is much easier 
to implement the timer in hardware than in software. 
DTE clearing is also catered for, by allowing an ON to OFF transition 
of the V.24 signal DTR to trigger the same interrupt used by the DCE 
~lear detector. On receiving the interrupt, the CPU should 
interrogate the parallel input port to see whether the DTE or DCE 
initiated clearing. 
The "Steady Binary" Convertor 
The steady binary convertor has as its inputs the X.21 signals R, I and S. 
It monitors the conditions of R and I and regenerates these same conditions 
as outputs, provided they have remained steady for 16 periods of S. This 
ensures that the values of R and I read by the CPU from the parallel 
input port are steady. In the event of the convertor being presented 
with a continuously varying input (as when there is a data signal on R), 
the last steady binary value is latched on the corresponding output. 
Implementation of X.21 Time-Limits 
The X.21 DTE time-limits of appendix E could conceivably be implemented 
either in hardware or in software, but the hardware implementation is far 
more convenient. As justification for this, the example of implementing 
X.21 DTE time-limit T2 may be used. T2 is a 20 second time-limit which 
is started in the X.21 state DTE WAITING (state 5 of figure 3). It may 
be stopped after the DTE receives call progress signals resulting in the 
call being cleared, or if the DTE receives a DCE CLEAR INDICATION, or if 
the interface moves through to the READY FOR DATA condition (state 12 
of figure 3). Before this time-limit is terminated, the translator 
could be required to process several interstate transitions. Implementing 
the down-count of a software timer while this is being done, would be 
a tedious process. Using a hardware timer simplifies matters considerably, 
as instructions equivalent to "start timer" and "stop timer" can be used 
.where appropriate, while the down-count is performed by an external 
clock. 
Address Decoding 











I/O read and write lines, are decoded to address the above devices as 
required by· the translator software. 
Line Drivers and Receivers 
Two classes of drivers and receivers are used. One implements X.27 
electrical characteristics for the x.21 interface, while the other 
implements V.28 characteristics for the V.24 interface. 
X.21 circuits T and C are presented to a 15-pin D-type connector by 
the X.27 line drivers, while X.21 circuits S, R and I are taken from 
this connector as inputs for the X.27 line receivers. These drivers 
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·and receivers convert between TTL voltage levels and X.27 line signals. 
In similar fashion, the V.2a line drivers present V.24 signals RXD, 
CD, CTS, DSR, TSET and RSET to the V.24 25-pin D-type connector, while 
receiving signals TXD, RTS and DTR. 
General 
On the V.24 interface, circuits .TSET and RSET are derived directly 
from X.21 circuit s, while the V.24 signal ground (circuit 102) is tied 
ta the translator hardware's circuit ground. As S is also used to 
clock the USRT and the parallel output port, the translator may be used 
at any clock rate presented on s, without requiring any adjustment. 
Oeeratian 
During the X.21 quiescent phase, the USRT and timers are not used. 
Bits 6 and 5 of the parallel output port are set so that bits 4 and 3 
control the conditions of X.21 circuits T and C respectively. Bits 2 
to 0 control the conditions of V.24 circuits CD, CTS and DSR respectively, 
while bit 2 (CD) also controls V.24 circuit RXD, as explained under the 











connected to bits 3 to 0 of the parallel input port(CR, I, RTS and 
DTR respectively) are inputs to the translator from both interfaces. 
These inputs are monitored and used to determine what conditions should 
be presented on bits 4 to 0 of the output port. This hardware 
configuration allows the FSM of figure 18 to be implemented. 
While selection signals are being entered from the operator's console, 
the "01" condition is generated on X.21 circuit T by an appropriate 
setting of bits 6 and 5 of the parallel output port, allowing the 
condition DTE CONTROLLED NOT READY to be implemented. 
During X.21 call setup, bits 6 and 5 of the parallel output port 
are set so that the USRT may be used to generate IA5 characters on 
circuit T. The USRT also presents IA5 characters received on X.21 
circuit R to the system data bus. 
Timers TA and TB come into operation as soon as the X.21 quiescent 
phase is left, being used to detect the DCE CLEAR INDICATION and 
implement X.21 DTE time-limits. 
During the data transfer phase, bits 6 and 5 of the parallel output 
port are set so that V.24 circuit TXD is connected to X.21 circuit T. 
X.21 circuit R is connected to V.24 circuit RXD by setting bit 2 of the 
parallel output port ON, which simultaneously puts an ON condition 
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onto V.24 circuit CD. This is valid for implementing full duplex 
transmission. The conditions on bits 2 to 0 may also be used to implement 













In implementing the translation process along the lines described 
in section 5.3.3, software functions may also be divided into the 
physical, link and network layers. In section 5.3.3 the physical layer 
aspects of translation· were grouped into four categories, namely 
the X.21 quiescent phase, the data transfer phase, the call clearing 
procedure and the case of dedicated circuits. The case of dedicated 
circuits has been treated in section 5.3.3.1, where the interface 
adaptor of figure 20 is used to perform the translation. It is 
convenient to group the data transfer phase software with that of the 
network layer, as it follows on naturally from the call control phase. 
The call clearing procedure is also grouped with network layer software, 
as it is invoked only from the call control and data transfer phases. 
The X.21 quiescent phase is therefore the only aspect of translation 
treated directly under the physical level~ 
The link layer features of character format, synchronisation and error 
detection are provided by the USRT described in the previous section. 
Related software is concerned with initialising the USRT to provide the 
necessary features and, if required, interrogating it to determine 
the validity of incoming data. 
·-
On the network layer, translator software must implement the X.21 
call control phase, culminating in data transfer unless the call clearing 
procedure is invoked during call establishment. The call control phase 
is naturally divided into a call request procedure and an incoming call 
procedure. Network layer software serves to make the translator 
emulate a X.21 DTE during call control, while presenting the V.24 DTE 
with an ON signal on DSR and OFF signals on both CTS and CD. Interaction 
with an operator (via the console) is required to generate selection 











achieves automatic answering of calls when the DCE indicates an in-
co~ing call on the X.21 interface. 
To support the main software tasks mentioned ·so far~ several 
) 
auxiliary routines are required. These include procedures to start 
and stop X.21 DTE time-limits, and a procedure to display messages 
reflecting the status of the interfaces on the console. 
a) The Physical Layer 
The nature of circuit switched traffic is such that the DTE/DCE inter-
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face will spend most time in the quiescent phase. The translator software 
(programme translator) has been developed along similar lines, with 
the basic function being translation during the X.21 quiescent phase. 
Exit from the quiescent phase may be made to the call control phase, 
during the X.21 READY state. 
_ The basic hardware unit used during quiescent phase translation is the 
parallel I/O section of figure 21, explained in section 5.3.4.1. The 
input port is used to determine the status of the V.24 DTE (bits 0 and 
1) and the X.21 DCE (bits 2 and 3). Using FSM terminology, this 
port monitors the translator's input set. Depending on the value of 
the input set (IS), translator software will determine an_ appropriate 
output set (OS) and write this to the output port. Bits O, 1 and 2 of 
the output port control the V.24 interface and bits 3 to 6 the X.21 
interface. 
Table 5.6 (below) based on table 5.4 and the state diagram of figure 
18, lists the mnemonics used to represent different conditions of IS 
and the corresponding desired value of OS as implemented by programme 
translator. The numbers in these mnemonics and in figure 18 refer to 











EQUIPMENT STATE INPUT SET (IS) CORRESPONDING OUTPUTSET (OS) 
V .24 DTE X.21 DCE RTS,DTR,R,I MNEMONIC CD, CTS, DSR, T, C MNEMONIC 
READY READY OFF ON 1 OFF IS1 OFF OFF ON 1 OFF ost .. 
READY NOT READY OFF ON 0 OFF IS18 OFF OFF OFF 1 OFF OS18 
NOT READY READY OFF OFF 1 OFF IS24 OFF OFF ON 0 OFF OS24 
NOT READY. NOT READY OFF OFF 0 OFF IS22 OFF OFF OFF 0 OFF OS22 
REQUEST 
TO SEND READY ON ON 1 OFF IS2 OFF OFF ON 01 OFF 08142 
( 1 ) 
. 
UNDEFINED - - - - - OFF OFF OFF 0 OFF OS22 
NOTES: 
1) Only when the translator interacts with the console to receive X.21 selection signals. 
2) The V.24 signals CD, CTS and DSR in this output set reflect the condition of the X.21 DCE 

















which is generated as a result of factors other than the input set is 
OS 14, corresponding to DTE CONTROLLED NOT READY on the X.21 interface. 
This condition is generated by the translator while selection signals 
are being received from the console, as is explained later in this 
section. 
In the event of the input set not corresponding to any of the first 
four possibilities reflected in table 5.6, an unidentified quiescent 
state is detected and the translator indicates NOT READY to both 
interfaces. If the X.21 DCE is in the call control or data transfer 
phase at this point, as could happen if the translator were reset 
during call control or data transfer, the translator signal will be 
interpreted by the network as a DTE CLEAR REQUEST and the DCE will 
respond with a DCE CLEAR CONFIRMATION in accordance with the state 
diagram of figure 4. 
The translator continues to transmit NOT READY to both interfaces until 
the DCE signals READY. When this happens, normal operation is resumed 
and the translator converts conditions on one interface to appropriate 
conditions on the other. When the X.21 interface is in state 1 again 
(DTE, DCE READY), the interrupted call may be re-established.· 
While executing the "undefined input set" procedure, the V.24 DTE 
is presented with the true state of the X.21 DCE, while the X.21 
DCE is presented with the condition DTE NOT READY regardless of the 
DTE condition. This has no adverse effect on the interfaces as it 
results from a correct implementation of the X.21 call clearing 
procedure. 
If the unidentified state is due to the DTE or to persistant fault 
conditions, the translator's NOT READY signals to both interfaces will 











When the DTE signals ON on V.24 circuit DTR and.the DCE signals 
READY, trarislator software tests for the presence of an incoming 
call or a call request. Either possibility results in exit from 
the quiescent phase to the call control phase. 
An incoming call is detected by the USRT when it receives two or more 
contiguous SYN characters from the DCE •. Translator software 
interrogates the USRT and on finding that SYN characters have been 
detected, sets a boolean variable (INCOM). If no SYN characters 
have been detected, the variable is reset. The value of INCOM is 
used to determine whether an incoming call should be serviced during 
the READY state. 
If the DTE signals ON on RTS during the X.21 READY state (IS 2), the 
translator enters a procedure to receive selection signals from the 
console (procedure selsigs). ThP.se signals are echoed to the C8nsole 
and stored in a buffer area of memory called SELBUF for use during X.21 
call establishment (state 4 of figure 3 : SELECTION SIGNALS). During 
the execution of procedure selsigs, the translator generates the DTE 
CONTROLLED NOT READY condition on the X.21· interface (0514). 
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If a ":ij:" is typed at any stage during selsigs, the boolean variable 
ABORT is set to true and the procedure terminated. When ABORT is-true, 
translator software ignores the contents of SELBUF and procedure selsigs 
may be re-entered. This allows the operator to correct incorrect 
selection signals inadvertantly entered. 
The format of selection signals must be as in appendix B, the sequence 
being terminated with a "+". If the first character is a "+", ,erocedure 
selsigs is terminated and the boolean variable DIRECT set to true, 












than generating selection signals during call establishment. If a. 
II - II is encountered during the selection sequence (see appendix B), 
the selection signals are scanned to see if they contain a request 
for the charge information facility .. If the' corresponding code is 
found, the boolean variable CHARGEINF is set to true. (If CHARGEINF 
is true, time-limit T7 is set during call clearing. The DCE must 
then respond with the required charge information before this time-
limit expires). If the conditions for ABORT, DIRECT and CHARGEINF 
to be set to true are not met, these variables are set to false when 
procedure selsigs is terminated. If ABORT is false when procedure 
selsigs is terminated, the translator initiates a call request if both 
DTE and DCE are READY. (This is explained in greater detail under 
network layer software). 
A description of procedure selsigs using a mixture of English and Pascal 





lim = predetermined value; 
true= 1; 
false == O; 
osvalue = as in table S.6; 
boolean= false .. true; 
character = IA5; 
OS : osvalue; 
selbuf: array (O .. lim) of character; 
abort, direct, chargeinf: boolean; 
timestart (T sigs); 
OS : = OS14 
message : = "SELECTION SIGNALS"; 
chargeinf, abort, direct : = false; 
read first console character; 
store character in selbuf; 
write character back to console; 























character = '+' then 
begin direct : = true; 
else 





read next console character; 
store in selbuf; 
write character back to console, 
until character = ''#" or "+"; 
if last character = "if" then 
begin 







scan selbuf for "-". ' 










If the boolean variable RETRY is found set during the READY state, 
the call requ·est procedure is executed immediately and the selection 
signals from the last call attempt re-used. RETRY is set after group 
2 or group 6 call progress signals (see appendix C) are received by the 
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translator during call establishment. After receiving these call progress 
signals a X.21 DTE is expected to clear the call and make another attempt 
after waiting for a period defined on a national basis. 
Potential problems due to call collisions (state 15 of figure 3) are 
avoided by examining the status of RETRY and RTS before that of INCOM. 
This results in the DTE being given preference in the event of a call 











The functions outlined so far are summarised beloll/, using a mixture 
of Pascal tonstructs and English. The mnemonics for input ~nd output 
sets are from table 5.2. The statement "message" calls a routine 
to \llrite the appropriate message to the console. 
programme translator; 




boolean = false true; 
isvalue, osvalue = as in table 5.6; 
var incom, retry : boolean; 
IS : isvalue; 




incom : = false; 
interrogate USRT; 
if SYN characters received then 
~begin incom : = true end; 
read input set (IS); 
case IS of 
--r51 : OS : = OSl; 
message : = "DTE READY, DCE READY"; 
if retry : = true then 
~ begin execute call request end; 
else 
~eqin 









console; (procedure selsigs) 
call request; 
= true then 
















1518: OS : = OSH3; 
message : = "DTE READY, DCE NOT READY"; 
1524: OS . = OS24; . 
message : = "DTE NOT READY, DCE READY"; 
. 1522: OS . = 0522; . 
message : = "DTE NOT READY, DCE NOT HEADY"; 
unde-
fined:· OS : = OS22; 
message ="undefined quiescent state"; 




b) The Link Layer 
Translator software functions for X.21 link layer implementation consist 
of correct USRT initialisation. 
The US1T is initialised to transmit and receive characters consisting of 
seven data bits plus one parity·bit. Odd parity is used. 
The USRT indicates the occurrence of parity errors in data received from 
the DCE during call establishment, making this information available to 
translator software on a character by character basis. 
The USRT is programmed with IA5 character 1/16 (SYN) as synchronisation 
character. To comply with X.21 requirements, two contiguous SYN characters 
are specified. (See section 3.4.1). 
c) The Network Layer 
Translator software implementing X.21 network layer functions is divided 
into three main routines. The call request procedure covers implementation 
of X.21 states 2, 3, 4 and 5 of figure 3 : CALL REQUEST, PROCEED TO SELECT, 












The incoming call procedure covers X.21 states 8 and 9 of figure 3: 
INCOMING CALL and CALL ACCErTED. X.21 states 6 to 13 (excluding states 
8 and 9) are covered by a single procedure which follows from the call 
request and incoming call procedures _and leads up t.o data transfer. 
This has been called the character identification routine, as its primary 
function is to identify characters transmitted by the DCE and take 
appropriate action. 
Table 5.7, which lists the mnemonics used for the input and output sets 
in these routines, should be used in conjunction with the explanation 
which follows. 
In the following programme descriptions, X.21 time-limits are started 
by calling a procedure named timestart, and stopped by one named timestop. 
In the Pascal/English notation used, the specific time-limit started 
follows the call on timestart in parentheses. For example, "timestart 
(T 7)" loads the value corresponding to time-limit T7 into the time-limit 
timer and starts a down-count. "Timestop" stops the downcount. These 
procedures are explained in greater detail in section 5.3.4.2 (c)(v). 
(i) The call request routine (procedure calreq). 
Procedure calreq uses information generated by the selection signal 
routine (procedure selsigs) while implementing a X.21 call request. The 
procedure first signals CALL REQUEST on the X.21 interface (OS2) and then 
waits for the DCE to respond with PROCEED TO SELECT (IS3). If the boolean 
variable DIRECT is false, the selection signals contained in SELBUF are 
transmitted to the DCE (OS4). This is followed by signalling DTE WAITING. 
If DIRECT is true, the procedure signals DTE WAITING (OSS) immediately 
after the DCE signals PROCEED TO SELECT, effectively bypassing state 4 












EQUIPMENT STATE INPUT SET (IS) CORRESPONDING OUTPUT SET (OS) 
V.24 DTE X.21 DCE RTS, DTR, R, I MNEMONIC CD, CTS, DSR, T, C MNEMONIC 
Request Ready On On 1 Off IS2 Off Off On 0 On 052 
To 5enJ 1 
II , Proceed On On + Off I53 Off Off On IAS On 054 
To Select 
II .. II On On +Off IS3 Off Off On 1 On OS5 
II DCE lfaiting On On SYN Off IS6A Off Off On 1 On OS5 
-
II DCE Provi-
ded On On L'\5 Off IS7/10 Off Off On 1 On OS5 
Information 
II Connection On , On 1 Off ISllCR Off Off On 1 On OS5 
in Progress 
2 
II Ready for On On 1 On IS12CR On On On 1 Ofi OS12CR 
Data 
Ready Incoming 
Call 3 Off On BEL Off ISB On Off On 1 On OS9 
II DCE Waiting Off On SYN Off IS6B On Off On 1 On 059 
II Connection Off On 1 Off IS1,1IC On Off On 1 On 059 
in Progress 
II Ready for 
Oft 4bn 
2 
Data Off On 1 On IS12IC On 1 On OS12IC 
NOTES: 
1. The states which follow are associated with a DTE CALL REQUEST. 
2. At this point, the connections from X.21 circuit R to V.24 circuit 
RXD and V.24 circuit TXD to X.21 circuit T are established. This 
output set refers to full duplex transmission only. 
3. The states which follow are associated with the DCE indicating an 
INCOMING CALL. 












This procedure may be outlined using a mixture of Pascal constructs 







false = O; 
true = l; 
boolean = false ••• true; 
char = IA5; 
osvalue, isvalue = as in table 5.7; 
direct : boolean; 









until IS = 153; 
times top; 
if direct = false then 
begin 
transmit selbuf to DCE; 
end 



















ii) The incoming call routine (procedure incal) 
Procedure incal waits fbr the DCE to signal INCOMING CALL (IS8) 
and then responds by signalling CALL ACCEPTED. Simultaneously, 
V.24 circuit CD is set ON, to avoid the DTE initiating a call 
request after the translator has accepted an incoming call from 
the DCE (OS9). Execution is continued when the DCE stops signalling 
INCOMING CALL and takes the interface to a new state. 
Using the same constant and variable declarations as with procedure 




times tart (TSYN); 
repeat 
read IS; 
until IS = IS8; 
timestop; 
OS ·-· OS9; 
times tart (T4); 
reeeat 
read IS; 
until IS <> IS8; 
end. 
(iii) The character identification routine (procedure charid). 
Procedure charid may be executed either after procedure calreq or 
after erocedure incal. On exit from these routines, the X.21 
circuit R may be transmitting characters from IA5 (if the interface 












' SIGNALS.or DCE PROVIDED INFORMATION), or it may be held at a 
steady binary 1 if the interface is in state 11 (CONNECTION IN 
PROGRESS) or 12 (READY FOR DATA). 
While R is not at binary 1, procedure charid uses the information 
on R to determine 11/hether the interface is in state 6, 7 or 
10 and generates appropriate information for display on the 
console. This information may take the form of call progress 
signals, charge information or called/calling line identification. 
Call progress signals are transmitted by the DCE as a block 
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of numeric characters, charge information as numeric characters preceded 
by a solidus ("/") and called/calling line identification as numeric. 
characters preceded by either one or two asterisks ("*")depending on 
whether or not the line identification includes DNIC or DCC (see 
appendices A and B). 
In the case of call progress signals this procedure determines 
11/hether any special action (i.e. "clear" or "clear and retry") 
should be taken by the translator and, II/hen required, sets 
the appropriate variables (CLEAR? and RETRY) for processing 
at a later stage. The boolean variable RETRY is reset II/hen 
proccdµre charid is entered, to avoid undesired call attempts 
being made by programme translator. The integer variable 
CLEAR? is used by the call clearing procedure (procedure 
clear) when implementing the X.21 call clearing process. Call 
progress signals are stored in a buff er in memory called CPBUF 











When charge information is supplied by the DCE, it is displayed 
on the console. The boolean variable CH~RGEINF which was set 
d~ring procedure selsigs, is reset to false to avoid time-limit 
T7 (see appendix E) being started when the call is cleared. 
Calling/called line identification is displayed on the console after 
the heading "REMOTE PARTY". 
In the event of an unidentifiable character being received on Ri 
it is displayed on the console with an appropriate error message. 
When DCE circuit R is at binary l, circuit I is tested to determine 
whether the interface is in state 11 or 12 (CONNECTION IN PROGRESS 
or READY FOR DATA). Once circuit I goes ON (READY FOR DATA), 
data transfer is enabled by connecting X.21 circuit R to V.24 
circuit RXD and V.24 circuit TXD to X.21 circuit T (OS12). 
For full duplex data transfer, the ON condition is applied to 
V.24 circuit CD. The ON condition is also applied to CTS if RTS 
is ON (0Sl2CR). If RTS is OFF, CTS is held OFF until RTS 
goes ON, as could happen when an incoming call is being serviced 
(OS12IC). 
As discussed in section 3.3.4.2(b), the implementation of half 
duplex transmission on a X.21 interface is essentially a matter 
of national option. For the preliminary model, the X.21 interface 
was treated as full duplex and on the V.24 interface, circuit CTS 
was switched ON and OFF in response to the DTE signal RTS. Circuit 
CD was given the opposite condition to CTS for the duration of data 












ditions on V.24 circuit RXD for the implementation of half duplex 
transmission. It is assumed that the remote DTE. is also operating 
in half duplex mode, as the translator requirements do not 
specify half duplex to ~11 duplex conversion, and this has 
not been catered for. 
Exit from Erocedure charid takes place after the necessity to 
clear the call has been indicated. This may be done by the DTE, 
via the console, after the expiry of some DTE time-limits, in 
response to call progress signals received from the DCE, or after 
translator hardware has detected a DCE CLEAR INDICATION. The 
integer variable CLEAR?, which is set to false on entering 
procedure charid, will be set to a value indicating whether DTE 
or DCE initiated clearing. When the value of CLEAR? is changed 
from false, procedure charid is terminated. The call clearing 
procedure (procedure clear) is then entered and depending on 
the value of CLEAR?, either a DTE CLEAR REQUEST or a DCE CLEAR 
INDICATION is executed on the X.21 interface. Simultaneously, OFF 
conditions are indicated on circuits CD and CTS on the V~24 inter-
face and the connections between R and RXD, and TXD and T are 
broken. 
In the following Pascal/English outline of procedure charid, the 






















boolean= false •• true; 
isvalue, osvalue = as in table 5:7; 
char. = IA5; 




cpbuf array (O •• lim) of char; 
retry, clear? :- false; 
while R < > 1 and clear? = false do 
begin 
if character = SYN then 
begin 
message :- "DCE HAI TING"; 
end 
else 
begin times top; 
timestart (T3A); 
case character of 
o •. 9 : receive call progress signals 
from USRT; reset T3A after each 
call progress signal; 
store in cpbuf; 
send cpbuf to console; 













"/": receive charge information; 
·.display· on coAsole; 
"*": receive called/calling line 
identification; 
display on console; 




read next character from USRT; 
end (while) 
if clear? = false then 
begin 
read IS; 
if I = OFF then 
begin 
message "CONNECTION IN PROGRESS"; 
repeat 
read IS; 
until I = ON; 
end 
timestop; 
message . - "READY FOR DAT A"; 
OS OS12; 
message .- "DATA TRANSFER"; 
implement data transfer; 
if console character =if" then 
-begin clear? : = dteflag end 
until clear? < '.> false; 
end (if) 












iv) The call clearing routines 
Call clearing can be initiated either by an external interrupt or by a 
software instruction calling for execution of the call clearing routine, 
procedure clear. 
The external interrupt, which should only be enabled once the X.21 
interface is outside the quiescent phase, indicates that either the DTE 
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or the DCE has initiated the clearing sequence. An ON to OFF transition 
of the V.24 signal DTR (as would occur if the DTE were switched OFF), or a 
persistent DCE signal of R, I = O,OFF '(indicating a DCE CLEAR INDICATION) 
would be responsible for this interrupt. In either event, an interrupt 
service routine, procedure clearserve, is executed. This routine stops 
the time-limit timer and then reads the input set to determine whether 
the DTE or DCE has initiated clearing. The integer variable CLEAR? is 
set to the constant value DTEFLAG if DTR is OFF ,and to DCEFLAG if DTR 
is ON. 
Procedure clearserve next calls procedure clear to implement the X.21 
call clearing procedure as defined in figure 4. Once this has been 
completed, procedure clearserve forces execution back to the start of 
progrannne translator. 
The need to initiate call clearing with a software instruction arises 
from the X.21 requirement that a X.21 DTE must clear the call in progress 
after the DCE has transmitted certain call progress signals (see Appendix 
C). Depending on the call progress signals received, procedure 
charid may set CLEAR? to DTEFLAG. Charid is then terminated and 
procedure clear is called to implement the X.21 call clearing sequence. 
Execution is then returned to the start of programme translator. The 
translator software also allows a call to be cleared from the console 











from the console during data transfer, CLEAR? is set to DTEFLAG 
and charid is terminated as before. 







dteflag, dcef lag 
OFF= binary 1; 
ON = binary O; 
OFF .• ON; 
arbitrary constants; 
boolean 









tidy up present routine; 
read IS; 
if DTR = OFF then 
-begin 









As with procedure clearserve, procedure clear, which is described below, 
begins by stopping the timelimit timer. Procedure clear then sets the 
output set to OS16/20 of table 5.8. This will be interpreted by the 
DCE either as a DTE CLEAR REQUEST or as a DTE CLEAR CONFIRMATION, 
depending on the DCE signal on R, I. 
Procedure clear next tests the integer variable CLEAR? and if this 













console. Timelimit T6 is ·started and the translator waits for the DCE 
to signal .READY (state 21 of figure 4/IS21 of table 5.8), after 
which the timer is stopped .. 
EQUIPMENT STATE INPUT SET (IS) CORRESPONDING OUTPUT SET (OS) 
V .24 DTE X.21 DCE RTS ,DTR,. R, I MNEM CD, CTS, DSR, T, C MNEMONIC 
x x - - - - - OFF, OFF, ON O, OFF OS16/20 
' 




x DCE x x 1,0FF IS21 N.A. -
READY 
TABLE 5.8 
If CLEAR? is not set to DCEFLAG the message "DTE CLEAR REQUEST" is 
sent to the console and timelimit TS is started. The translatcr waits 
for the DCE to respond with IS17 of table 5.8 and then signals "DCE 
CLEAR C.ONFIRHATION" to the console. When the DCE signals READY (IS21 
of table 5.8/state 21 of figure 4) the timer is stopped. 
Having received the DCE READY signal, procedure clear checks the boolean 
variable CHARGEINF (see section 5.3.4.2 (a)). If it is set to true, 
timelimit T7 is started and CHARGEINF is reset to false. Before 
procedure clear is terminated and execution is returned to the calling 
routine, the integer variable CLEAR? is set to false. The calling 
routine returns execution to quiescent phase translation, which will 
result in the X.21 interface returning to state 1 if the DTE condition 
permits it. 

















dqe,flag = arbitrary constant; 
true= 1; 
false = O; 
boolean= false .. true; 






OS : = OS16/20; 












= 1'DTE CLEAR REQUEST"; 
(TS); 
read IS; 
until IS= IS17; 
message : = "DCE CLEAR CONFIRMATION"; 
read IS; 
until IS: = IS21; 
times top; 
if chargeinf = true then 
begin 
end 
timestart (T 7); 
chargeinf = false; 












( v )° Implementation of time-limits. 
All the tfoie-limits of appendix E ·are implemented using the two 
procedures timestart and timestop. 
Procedure timestart loads timer TB (See Section 5.3.4.1) 
with a value corresponding to the time-limit being started 
and starts the timer counting down. It also sets the integer 
variable TIME LIMIT to a value corresponding to the appropriate 
time-limit, for processing at a later stage. 
stop stops timer TB counting down. 
Procedure time-
If timer TB reaches its terminal count, it generates an interrupt 
which forces execution to a service routine. This routine 
examines TIME LIMIT to determinb which time-limit has expired. 
It then takes action as specified in table E.l of appendix E 
before retu~ning execution to programme translator. Such action 
could, for example, consist of setting the integer variable CLEAR? 
to the value appropriate for a DTE CLEAR INDICATION and then calling 
procedure clear. 
Procedure timestart is called whenever a DTE time-limit is 
specified in table E.l. Procedure timestop is called whenever 
the appropriate terminating state is entered. For instance, 
after procedure calreq signals a call request, it calls procedure 
timestart to load timer TB with a 3 second count value. When the 
DCE signals PROCEED TO SELECT, calreq calls procedure timestop 












A new time-limit, TSYN, has been introduced in addition to those 
of table E .1. It caters for the possibility of the DCE trans-
mitting a continuous string of "SYN" characters in state 8 (INCOMING 
CALL), as mentioned at the end of section 5.3.2.3. 
-The interrupt service routine, procedure timeserve, is described 
below. Note that actions in table·E.l such as "DTE signals 
DTE READY (state l)" are fulfilled by returning execution 






dteflag = arbitrary; 
time limit, clear? : integer; 
case time limit of 
Tl, TS, T6, TSYN: appropriate message to console, 
e.g., "T expired"; 
T2, T3, T4 clear? dte flag; 
clear; (call procedure clear); 
5-57 
T7 message "no charge information 
received"; 
end 
return execution to programme translator; 
end. 
d) Software Summary 
To summarise section 5.3.4.2, the version of programme translator 











to include the link and network layer procedures described above. 
This summary, in the Pascal/English notation previously used, 
was refined to a purely Pascal version and then translated into 






false = O· ' 
true = l; 
boolean = false .. true; 
isvalue, osvalue = as in tables 5.6 and 5.7; 






in com := false; 
interrogate USRT; 
if SYN characters received then 
begJ.Q. incom := true end 
read IS; 












151: OS := 051; 
message ·:= 11DTE READY, DCE RE~DY"; 











if RTS = ON then 
begin 
selsigs; 



























1518: OS :: 0518; 
message "DTE READY, DCE NOT READY"; 
1524: OS .- OS24; 
message: = 11DTE NOT READY, DCE READY"; 
1522: OS 0522; 





message ·- "undefined quiescent state"; 













6.1 PRESENT STATUS OF DEVELOPMENT 
The current status of work done on protocol conversion between the 
X.21 and V.24 interfaces is as follows: 
i) For 1conversion between a X.21 DTE and. a V.24 DCE a simple interface 
·adaptor has been designed. Use of this adaptor assumes the presence 
of either dedicated circuits or dial-up facilities with the V.24 
interface to cater for the network layer function of call establishment. 
The adaptor performs X.21 to V.24 translation on the physical level 
only. 
ii) For conversion between a V.24 DTE and a X.21 DCE, two cases 
have been treated separately. The first is that of dedicated circuits, 
for which an interface adaptor has been designed: This adaptor, similar 
to that mentioned above, performs translation· on the physical level 
only as the implementation of X.21 dedicated circuits involves no 
link or network layer features. 
The second case concerns translation between a V.24 DTE and X.21 DCE 
on the circuit switched service, covering the three lower layers 
of the ·OSI model. A microprocessor-~ased device has been designed 
on a development system as a preliminary version of this translator. 
The DTE .operator is presented with a console allowing interaction 
with the DCE to realise network layer features (such as call 
establishment) associated with the X.21 interface. This unit requires 
the DTE operator to generate selection signals from the console to 














6.2 FURTHER DEVELOPMENT 
The major portion of any further development would be directed at the 
microprocessor-based device performing translation between the V.24 
DTE and X.21 DCE. This work would be directed at building a stand-
alone version of the translator based on the preliminary model, which 
presently exists on a development system only. A significant part of 
this work would consist of designing a suitable operator console, 
which could consist of a 16-way keyp~d and 7-segment displays. Apart 
from this, other areas for further development are listed below. 
i) The software developed for the V.24 DTE/X.2~ DCE translator could 
~ 
easily be extended to cover dedicated circuit working. This has 
not been done for the preliminary model as a simple hardware solution 
has been developed. However, the microprocessor-based version could 
be made more universal with mi~imal effort, to cover the case of a 
DTE requiring access to both dedicated and circuit switched circuits. 
ii) A limited degree of automatic calling could be realised by 
extending procedure selsigs, which receives selection signals from 
the console for use during call establishment. Presently, procedure 
selsigs is entered when the DTE signals ON on RTS. The operator. 
then types in his selection signal sequence from the console and on 
termination of the sequence, procedure selsigs is ended and a call 
request generated by the translator. 
It would be a fairly simple matter to extend procedure selsigs 
to allow one or more buffers of selection signals to be entered into 
the translator before the DTE signals a call request. When the DTE 
then signals ON on RTS, the translator could generate a call request 











than one buffer of selection signals, successive OFF to ON transitions 
on RTS could be used to generate a number of call requests 1n 
succession without operator intervention. This extension to procedure 
selsigs would give the V.24 DTE the ability to perform a limited 
amount of automatic calling when connected to a X.21 network, which 
is a significant advantage over operation with a V.24 DCE, with which 














In this thesis, some basic trends in data communications have been 
outlined. The tendency to move away from data transmission over the 
PTN to public data networks has been identified, and the importance 
of the DTE/DCE·interface and related communications protocols 
stressed. The V.24 interface has been described ·as the traditional 
DTE/DCE interface, having evolved with data communications over the 
public telephone network. The CCITT X.21 recommendation has been 
associated with the emergence of PDNs and identified as a popular 
new DTE/DCE interface allowing such features as automatic call 
establishment, which are not available with V.24 equipment in this 
country. The need for a device to perform translation between X.21 
and V.24 interfaces has been described, and requirements for such 
0 
a translator identified. The ISO's model for open systems interconnection 
has been described where it is relevant to PDNs and the DTE/DCE 
interf ac~. 
The X.21 interface as defined by the CCITT has been described in-some-
detail, using the layered concept suggested by the OSI model. 
c 
Advantages and shortcomings associated with the use of X.21 have been 
identified. The traditional V.24 interface has also been described, 
in terms of the physical layer of the OSI model. 
Interface adaptors using combinational logic have been developed for 
translation from a X.21 to DTE to V.24 DCE interface, and a V.24 
DTE to X.21 DCE with a dedicated circuit interface. A microprocessor-
based translator has been developed along the lines of. a finite 
state machine to perform translation between a y.24 DTE and X.21 DCE 
on the switched circuit service. Design method, hardware and software 
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STATE WITH ONE SET 
OF DTE /DCE SIGNALS 
STATE WITH FAMILY OF 
DTE /OCE SIGNALS . 
DEFINITION OF STATE/DIAGRAMS 
FIGURE 2{o) 
State numbe.r 
signals on circuits T,C,R, and I respectively 
DTE output set/DCE input set 
DCE output set/DTE input set 
Inter-state transition with indication showing whether 
DTE di DCE initiates transition. 
Signal Definitions 
0 and 1 
01 





Steady binary conditions 
Alternate transmission of binary 0 and binary 
continuous ON and OFF conditions: 
steady binary 0 arid 1 respectively. 
Any value (not:: necessarily steady) 
Character $trinzs from International Alphabet No. 5, as 
defined in CCITT recommendation V.3. 
Continuous transmissions of these IAS characters, two 
characters being the minimum duration permitted for such 
transmissions. 































QUI ESCEtff STA.TES 



















I ( DCE ~l\J~IT!NG I . .. I , Ot·-J -·---· 




I . SYN,OFF 
.,..,,,,..,,,,,"""""'-~~~ ; !Obis 
DCE PRO\.'IDED 
INFORMf!.TION DTE WAITING · \ 
i--~~~-~~-~ 
~.· 1,0N J 
+,OFF " 








Note 1: As indicated in 
Figure 4 , the DCE may 
enter state 19 from any 
state, and the DTE may enter 
state 16 from any state except 
READY. 
Note 2: For simplification of 
the state ·aiagra.'ll, state 7 
(~ALL PROGRESS SIGNALS) is 
merged with state 10 (]2,S;E 
PROVIDED INFORMA'l'ION) . 
CALL CONTROL PHASE FOR CIRCUIT - SWITCHED SERVICE 























Note: Any state in Figure 
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ON +r=-1- 1:-J I ' ON 
·. 
4----:-,-+-L:J-·--~-~------{ OCE Jn~ : ' 
v. 24 _r....__ ___ I '----·~ x. 21 
DTE . I I DTE 
\ 
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SEND DATA \ 



































Figure 8 Te:st Lo~ps 

















DTE CONNEC"fOR Ff,,CE 
CONTACT NUMBER ING 
----~-·-·---·---------
/ 
DTE INTERFACE CONNECTOH 
(NOT TO SCALE) 

















Ji9J .. ~ :- ONLY FOFt M1\LF nuPLEX TRAMSMISSION 
I 
J.-..,. 
HOOK ( ff0· 
-~~. 
CONNECT'<' 
OCE TO } 
UNE / 
:!'...: 





























·( L!NK DOWN \ 




~~ ·~~ ,,,..-----. DATA ' LINE 
-- SEE NOTE 2 
TRANS. Ff.:H . i, i TURN-AROUND "--__/ ~ -- - --/ "-__/ 
THIS ONLY OCCURS wrrn EQUIPMENT OR POWER FAILURE 
2) ONLY ·fOR . HALF DUPLEX TRANSM!SSION . 
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DTE TRANSLATOR · DCE 
~. :, r==· -' ··\ I J---, -·--t~HY~~l=. 
I 
I 
v. 24 x. 21 
INTERFACE INTERF~.CE 
/ 





















DTE READY, DCE READY 
DTE CONTiZOLLED NOT REAllY, DCE READY 
DTE READY, DCE NOT READY 
DTE UNCONTROLLED NOT READY, DCE NOT READY 
DTE CONTROLLED NOT READY, DCE NOT READY 




DTE: S(t,c) R (r,i) 
OCE: S. ( r,I) R (t, cl 
R(O,OFF) R(l,OFF) R(O,OFF) R(l,OFF) R(O,OFF) R ( l,OFF) 
S(O, OFF) 
DERIVED STATE DIAGRAM FCR X.21 DTE IN QUIESCENT PH1\SE 
{SEE FIGURE 2) 
R(O,OFF) 
S(O,OFF) S(l,OFF) S(O,OFF) S (l,OFF) S(O,OFF) S( l,OFF) 
' 
R (O,OFF} 
DERIVED STATE DIAGRAM FOH X.21 OCE IN QUIESCENT PHASE 























~SEND, R ! REC~IVE 
DTE• S(l,c) ;_R(r,I) 
(SEE FIGURES 2 AND 3.) 
OERIVEO SfATE DIAGRAM SHOWING OPERATIONAL SEQUENCE FOR 
X. 21 OTE 
FIGURE 17 
'· 
• • a 
X. 21 STATE NUMBERS AND NAMES. 
STATE 1: DTE READY, DCE READY 
STATE 2: CALL REQUEST 
STATE ~: PROCEED TO SELECT 
STATE 4: SELECTION SIGNALS 
STATE 5: DTE WAITING 
STATE 6A: DCE WAITING 
STATE . 6B: DCE WAITING 
STATE 7: CALL PROGRESS SIGNALS 
STATE s: INCOMING CALL 
STATE 9: CALL ACCEPTED 
STATE 10: DCE PROVIDED INFOR.'1ATION 
STATE 10 bis: DCE PROVIDED INl'ORMATio:I 
STATE 11: CONNECTION IN PROGRESS 
STATE 12: READY FOR DATA 
STATE 13: DATA TV •• 'ISFER 
STATE 14: DTE CONTROLLED NOT READY, DCE REArY 
STATE 15: CALL COLLISION 
STATE 18: DTE READY' DCE :;or RE/JJY 
STATE 22: DTE U:<CONTROLLED NOT READY, DCE !!OT REA:JY 
STATE 23: DTE CONTROLLED NOT READY, DCE !{OT READY 











STATE 1: DTE READY, DCE READY 
STATE 14: DTE CONTROLLED NOT READY, DCE READY 
STATE 18: DTE READY, DCE NOT READY 
STATE 22: DTE UNCONTROLLED NOT READY, DCE NOT READY 
STATE 24: DTE UNCONTROLLED NOT READY, DCE READY 
LEGEND 
S !! SEND , R : RECEIVE 
TRANSLATOR: S(RXD ,CD, CTS, OSR, T, C) i R ( TXO, RTS, DTR, R, ! ) 
NOTE: THE TRANS!TIONARY EVENTS MUST OCCUR Ii~ THE SEQUENCE 
INDICATED BY THE ARROWS. 
24 
R (I ,OFF, OFF, O, OFF) 
S ( I , OFF, OFF, OFF, O, OFF ) 
TRANSITION TO THIS 
STATE IS INITIATED BY 
AN OPERATOR ACTION 
S{ 1,.0FF,OFF, ON, 01, OFF) 
STATE DIAGRAMS REPRESENTING THE TRANSLATOR AS A FINITE STATE 













NOTE: :- ·me: SAME SE:QllLNCf OF l•LTLRNATE l•s AND 0 11> IS BEING .i.RANSMITTCO 
ON CIRCUITS R, ·r, 103 AND 104 
s 
r- ~ _rLn_rL_J1 r f~. r l\ J L __ 
I 1 }_r-L_Jl _1· P. r 
,) 
~s T [ 
TSET (114) " ··1·J~L n n Al ~-1 r-_T .... l_J ... LJ . _j L_J 
TXD(103) _ _f ______ J- .. 
RSET(ll5) 1-1 __ ] 
P.XD (I04) 
FIGURE 19 





























INTERFACE ADAPTOR FOR USE WITH A V. 24 DTE CONNECTED 












~· Vc1 nr.i< 
/' 1\ I REr:EIVE 
I DATA / T c s R I ,/ ,... " , \ ~ SELECTv a: t------ , ~ !TRANSMIT - I 
DATA 
/ T C S - I."._ 
I 
CONTROL +2 
r VCLOCK r----T w rn I z a: ,..-
I 6 I :J ~ 
,.....__ 
I' 
~ I 5 I'-- 1E I 4 C'! 0 
I 3 CONTROL )( -
II. s !OUTPUT 2 -\ I I RXD v ...J I o 
I CD w I w rn ...J I C'rS ;e; a: ...J 
~---- ...JW ~ DSR > a: I 3 CD ii: ~ I TSET_ ~o 
I 
_·2 STEADY BINARY RSET > SELECT 
!INPUT I CONVERlOR r---,---
I 0 R I I -I . I s ,___ I ' UJ lQ l R ~ ~ 1; ...1 _ 
I I I'-- I.LI C\l f;j I TA I X 0:: I' " a: I I DCE CLEAR -w v ::!: r----- DETECTOR -'U) ... 
SELEs;!: 1- I TXD ~a: _ TB r--
RTS :J ~ r;:::::..... I - - .. I DTR DTR w 
I 
CD U 




Ll ADDRESS nt7 DECODING I 




V.24 DTE INTERFACE 
DATA RD WR ADDRESS INTERRUPTS 
,sus ~~-s_u_s~~~~~~ 















DNIC :: DATA NETWORK !DENTIF!C/ff!ON CODE 
NTN = NETWORK TERMINAL NUMBER 
D, N = BCD digits 




DCC = DA.TA COUNTRY CODE 
N = NETWOR1< IDENTIFIER 
Z = Any BCD digit from 2 to 7·--- ·· --
0, I are reserved 
\ 
8 ,,is used for interworking with the telex network 
9 is used for interworking with the teiephone network 
X = Any BCD digit from 0 to 9 




DCC = DATA COUNTRY CODE 
NN = NATIONAL NUMBER 
D,N = BCD digits 













APPENDIX A FORMAT OF ADDRESS SIGNALS 
The seJection signals used to address endusers in a circuit-
switched PDN using X.21, must conform to the international numbering 
scheme described by CCITT recommendation X.121. This recommendation 
describes the f,ormat of an international data number which may be 
up to 14 BCD digits long. 
The first 4 digits of the international data number are known as the 
Data Network Identification Code (DNIC) and serve to uniquely 
identify a data network. The rest of the number, which may be up 
to 10 digits long, is known as the Network Terminal Number-(NTN) . 
. 
(See figure A-1). 
-0 
The first 3 DNIC digits serve to identify the country or geographical 
region in which a PDN is located. These digits are known as the 
Data Count.ry Code (DCC). Each country is allocated 10 possible 
PDNs, which are identified by the fourth DNIC digit. (See figure 
A-2). Countries or regions with more than 10 PDNs qualify for a 
second DCC. 
In countries where an integrated numbering scheme is used, the fourth 
DNIC digit is prefixed to the NTN, giving a National Numper (NN) 
of up to 11 digits. (See figure A-3). 
Inside a PDN or country, only the NTN or NN will be used to identify 
endusers. The numbering scheme used is a national matter, of which 
the CCITT should be kept informed. Outgoing calls from_a PDN are 
indicated to the network by an international prefix ?r access code. 
Again, this prefixing is decided on a national basis and has no 












Each PDN must be able to interpret the DCC on an outgoing call, 
for routing purposes. Receiving countries or geographical regions 
must receive the complete international data number, suppressing 
















APPENDIX B: FORMATS Of SELECTION AND DCE PROVIDED INFORMATION 
SIGNALS 
The following description uses Backus-Naur Form as the formalism for 
syntactic description. A vertical line "l" separates alternatives. 
<._.t-'7 : : = IA 5 






:: = IA 5 
:: = IA 5 
:: = IA 5 









The above signals are combined 
[ 
<Address signal.> : : = 
I 




cancellation signal> :: = 
<facility registration/ 
cancellation block> .:: = 
3/2, or 3/3 
as follo\l/s: 
<Full address signal:> l<-7 <Abbreviated address 
signal> 




·<facility request code> </I" <Indicator> </> 
<Registration parameter> </7 <Address signal> 
<facility registration/cancellation signal>( 




<facility request signal"> : : = <Facility request code>f <Facility request signal 
<I> <Facility parameter;> 
<facility request block> : : = <.Facility request signal> I< Facility request 
" block)'<,)<Facility request signal,. 
(Selection sequence~ :: = 
< Call progress block 7 : : = 
< Calling line identification > 
·<.Facility request block><-/ <Address block> 
<.:t '7 I <facility request block>~·-/ <+> I 
<Address block~<f>/<Facility registrafion/cance-
llation block 7 <..- "7 <. + > 
< Call progress signal> <t > j4:all progress signaJi 
<. 1 ')- .(Call progress block» 
: : = <.f.>(Calling line identification signal> <+7 
<Calling line identification 
(\!/ith DNIC or DCC)> : : = <*,..)<.Calling line identification signal> <-+> 
<:.Called line identification 
block> : : = 
<Called line identification signal>l<Called 
line identification block> ~,!_Called lir.e 
identification signal> 
<Called line identification)' <.,j:;'7Called line identification block.,. -<:.-t"7 . . -. . -
<Called line identification <:'"""><..Called line identification block> <.-t/' 













t.. Dummy line identification> : : = <"*' '> <. +> 
. ~> <n'> <I /'<Charging information 
s·ignal ·'> -<.. + > 
' ; 

















SEE NOTE 1 
0 
2 













































Not obtainable · 
Out of 0 0rder 
Controlled not ready , 
Uncontrolled not ready 
DCE power off 
Invalid facility request 
Network fault in local loop 
Call information service 





RPOA (Recognised Private 








With clearing due 
to short-term 
conditions 
With clearing due 
to long-term 
conditions 
With clearing due 
to network short-
term conditions 
With clearing due 
to'network long-
term conditions 
















From the DTE point of v1ew group 0 means "wait", groups 
2 and 6 mean "try again, nexttry may result in a call 
set-up", groups 4 and 5, and 7 mean "there is no reason 
for the DTE to try again because the answer will be the 
same for a longer period of time". Since group 8 
results from a procedure between the DTE and the network, 
no special action is expected to be taken by the DTE. 













APPENDIX D : X.21 BIS AND V.24; PIN ASSIGNMENTS AND INTERCHANGE CIRCUITS 
D.l X.21 PIN ASSIGNMENTS ACCORDING TO ISO 4903 
PIN ! INTERCHANGE CIRCUIT ASSIGNMENT 
NUMBER i 
SEE NOTE 2 X.21 
X26 X27 
1 See note 1 See note 1 ' 
2 T T(A) 
3 c C(A) 
4 R(A) R(A) 
5 I(A) I(A) 
6 S(A) S(A) 




' T(B) 9 ; Ga 
10 Ga - C(B) 
I 
R(B) R(B) 11 
12 I(B) I(B) 
13 S(B) S(B) 
14 B(B) B(B) 
15 Reserved for future international use 
TABLE D.l PIN ASSIGNMENTS FOR CCITT RECOMMENDATION X.21 
/ 
CIRCUIT DESIGNATION DESCRIPTION 
G Signal ground or common return 
Ga DTE common return 




s Signal element timing 
B Byte timing 













1. Pi1f 1 is assigned for connecting the shields between tandem 
sections of shielded interface cable. The shield may be 
connected. either to protective ground or to signal ground at 
either the DTE or DCE or both in accordance with national 
regulations. 
Signal ground may be further connected to protective ground 
1n accordance with national safety regulations. Caution should 
be exercised to prevent establishment of ground loops carrying 
high currents. 
2. The pi.n assigments · ha'veo been aligned to specify pa1r1ng and 
connection to multipair~d interconnecting cable. Respective 
paired pins are 2 and 9, 3 and 10, •... , 8 and 15. 
3. Where balanced circuits are concerned, the associated 












D.2 V.24 INTERCHANGE CIRCUITS AND RECOMMENDED PIN ASSIGNMENTS ACCORDING 















































Signal ground or common return 
Transmitted data 
Received data 
Request to send 
Ready for sending 
Data set ready 
Connect data set to line 
Data terminal ready 
Data channel received line signal detector 
Data signal quality detector 
Data signalling rate selector (DTE source) 
Transmitter signal element timing (DTE source) 
Transmitter signal element timing (DCE source) 
Receiver signal element timing (DCE source) · 
Select standby 
Transmitted backward channel data 
Received backward channel data 
Transmit.backward channel line signal 
Backward channel ready 
Backward channel received line signal detector 
Select frequency groups 
Calling indicator 
Select transmit frequency 
Request to receive 
Transmit backward tone 
Received character timing 
Return to non-data mode 
Remo e loopback for point to point circuits 
Local loopback 
·Test indicator 
Transmitted voice answer 
Received voice answer 
Signal ground or common return 
Call request 
Data line occupied 
Distant station connected 
Abandon call 
Digit signal (20) 
Digit signal (21) 
Digit signal (2 2 ) 
Digit signal (2 3 ) 
Present next digit 
Digit present 
Power indication 














PIN NUMBER INTERCHANGE CIRCUIT NUMBER 
: 















16 ! 119 -
17 115 
18 . 141 -
19 120 








TABLE D.4 PIN ASSIGNMENTS FOR CCITT RECOMMENDATION V.24 
LEGEND N - Pin number permanently reserved for national use. 
NOTES 
1. Pin 1 is assigned for connecting the shields between tandem 
sections of shielded interface cable. The shield may be connected 
either to protective ground or to signal ground at either the 
DTE or DCE or both in accordance with national regulations. 
Signal ground may be further connected to protective ground in 
accordance with national safety regulations. Caution should be 
exercised to prevent establishment of ground loops carrying 
high currents. 
2~ Either circuit 108/1 or 108/2. 











D.3 INTERCHANGE CIRCUITS FOR USE WITH X.21 BIS INTERFACES 
v .24 















Signal ground or connnon return 
Transmitted data 
Received data 
Request to send 
Ready for sending 
Data set ready 
Connect data set to line 
Data channel receive~ line signal detector 
Transmitter signal element timing (DCE) 
Receiver signal element timing (DCE) 
Remote loopback for point to point circuits 
Local loopback 
Test indicator (DCE) 
0 
TABLE D.5 : X.21 BIS INTERFACE FOR DEDICATED CIRCUIT USE 
NOTE: CIRCUIT 108/1 SHOULD BE USED AS AN INDICATION THAT 
THE DTE IS OPERATIONAL 
V.24 
















Signal ground or common return 
Transmitted data 
Received data 
Request to send 
Ready for sending 
Data set ready 
Connect data set to line 
Data terminal ready 
Data channel received line signal detector 
Transmitter signal element timing (DCE) 






















APPENDIX E DTE time-limits and DCE time-outs 
E.l · DTE time-limits 
Under certain circumstances this Recommendation requires the DCE to respond to 
a signal from the DTE within a stated maximum time. If any of these maximum 
times is exceeded, the DTE should initiate the action indicated in Table E.l. 
To maximize efficiencyr the DTE should incorporate time-limits to send the 
appropriate signal under the defined circumstances summarized in Table E.l. 
The time-limits given in the first column are the maximum times allowed for 
the DCE to respond and are consequently the lower limits of the times a DTE 
must allow for rproper network operation. A time-limit longer than the time 
shown may be optionally used in the DTE; for example, all DTE time-limits 
could have one/single value equal ·to or greater than the longest time.limit 
shown in this table. However, the use of a longer time-limit will result in 
reduced efficiency of network utilization. The actual DCE response time should 
be as short as1is consistent with the implementing technology and in normal 
operation should be well within the specified time-limit. The rare situation 
where a time-l~mit is exceeded should only occur when there is a failure in 








Signalling of call re-
quest (state 2) 
Signalling end-of 
selection. or DTE 
waiting (direct call) 




Reception of call 
progress signals, or 
DCE provided infor-
mation (states 7 or . 
10) . 
Reception of applica-
ble call progress 














data or DCE 
clear indica-
tion (states 
7,10,12 or 19) 
Reception of 
ready for data 
or DCE clear 
indication 








(states 7 or 
10) 
Preferred action to be 
taken when time-limit 
exceeded 
DTE signals DTE ready 
(state 1) 
DTE signals DTE clear 
























(TABLE E.1 CONTINUED) 
Started by 
Change of state 
to call accepted 
(state 9) 
Change of state 
to DTE clear 
request 
(state 16) 
Change of state 
to DTE clear 
confirmation 
(state 20) 
Change of state 
to ready 
(state 1) when 
the charge in-
formation 






ready for data 
or DCE clear 
indication 
(state 12 or 19) 
Reset by DCE 
provided infor-
mation (state 10 
bis) 
Change of state 
to DCE ready 
(state 21) 
Reception of DCE 





Note_- 60 s (T3B) applies for manual answering DTEs. 
E.2 DCE Time-outs 
E/2 
Pref erred action to be 
taken when time-limit 
exceeded 
DTE signals DTE clear 
request (state 16) 
DTE regards the DCE 
as DCE not ready 
and signals DTE 
ready (state 18) 
DTE returns to normal 
operation and may note 
absence of Charge 
information (state 
10 bis) 
Under certain circumstances this Recommendation requires the DTE to respond to a 
signal from the DCE within a stated maximum time. If any of these maximum times 
is exceeded, a time-out in the DCE will initiate the actions summarized in 
Table E.2. These constraints must be taken into account in the DTE design. The 
time-outs given in the first column of the table are the minimum time-out 
values used in the DCE for the appropriate DTE response and are consequently 
the maximum times available to the DTE for response to the indicated DCE action. 
The actual DTE response time should be as short as is consistent with the 
implementing technology and in normal operation should be within the specified 
time-out. The rare situation where a time-out is exceeded should only occur 
















TABLE E.2 DCE time-outs 
terminated by time-out expires 
Time-out Time-out Number Started by 
':f -----
Normally lAction to be taken \!/hen 
--·1-------·-+-~-··---·~--r----~---~------1 
DCE signal- DCE reception DCE l!lill signal DCE clear 
ling of pro- of end-of-se- indication (state 19) 
36 s Tll 
(see note 1) 
: 
ceed-to- se- lection signal or transmit appropriate 
lect (state call progress signal 
i-------+-------+-"'-3..._) ____ __,1----------1 follol!led by DCE clear 
indication (state 19) 
6 s Tl2 
6 s 113 














or in the case 









1-------1------1----------+--------·- --· -· ---·---------! 
500 ms 
60 s 







Change of state The DTE is noted as not 
to call accepte.c answerina. The DCE wi}l 
call collision 
(state 15) 
(state 9) or signal r~ady- (stat_e._l_). __ J 
...___·--"---i---------~---~---1----------
100 ms Tl5 Change of 




Change of state 
to DTE clear 
confirmaUon 
(state 20) 
DC E will signal DCE read~ 
and mark DlE uncontrolled 
not ready (state 24.). 
i-----'---<------+-------·..+---·--------~+-----------------! 
Change of state DCE will mark DTE.: uncon·- I 100 ms "Tl6 
/ 
Change of 
state to DCE 
ready 
(state 21) 
(state 1) (state 24) 
to ready trolled not ready J 
.__ ____ ....,. ______ ._._ _______ ·-- ----·-----------
N~te 1 - Tll and T13 do not apply in the case of a direct call. 
Note 2 - Tl48 will-be provided when manual answering DTEs are allowed. 
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